

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	SIO, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	13
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	384 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21191dsp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# RENESAS

R8C/18 Group, R8C/19 Group SINGLE-CHIP 16-BIT CMOS MCU

## 1. Overview

These MCUs are fabricated using a high-performance silicon gate CMOS process, embedding the R8C/Tiny Series CPU core, and is packaged in a 20-pin molded-plastic LSSOP, SDIP or a 28-pin plastic molded-HWQFN. It implements sophisticated instructions for a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed.

Furthermore, the R8C/19 Group has on-chip data flash ROM (1 KB × 2 blocks).

The difference between the R8C/18 Group and R8C/19 Group is only the presence or absence of data flash ROM. Their peripheral functions are the same.

## 1.1 Applications

Electric household appliances, office equipment, housing equipment (sensors, security systems), general industrial equipment, audio equipment, etc.



#### **1.2** Performance Overview

Table 1.1 outlines the Functions and Specifications for R8C/18 Group and Table 1.2 outlines the Functions and Specifications for R8C/19 Group.

	Item	Specification
CPU	Number of fundamental	89 instructions
	instructions	
	Minimum instruction execution	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)
	time	100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
	Operation mode	Single-chip
	Address space	1 Mbyte
	Memory capacity	Refer to Table 1.3 Product Information for R8C/18
		Group
Peripheral	Ports	I/O ports: 13 pins (including LED drive port)
Functions		Input port: 3 pins
	LED drive ports	I/O ports: 4 pins
	Timers	Timer X: 8 bits x 1 channel, timer Z: 8 bits x 1 channel
		(Each timer equipped with 8-bit prescaler)
		Timer C: 16 bits × 1 channel
		(Input capture and output compare circuits)
	Serial interfaces	1 channel
		Clock synchronous serial I/O, UART
		1 channel
		UART
	Comparator	1-bit comparator: 1 circuit, 4 channels
	Watchdog timer	15 bits × 1 channel (with prescaler)
		Reset start selectable, count source protection mode
	Interrupts	Internal: 10 sources, External: 4 sources, Software: 4
		sources,
		Priority levels: 7 levels
	Clock generation circuits	2 circuits
		Main clock oscillation circuit (with on-chip feedback
		resistor)
		<ul> <li>On-chip oscillator (high speed, low speed)</li> </ul>
		High-speed on-chip oscillator has frequency
		adjustment function
	Oscillation stop detection	Main clock oscillation stop detection function
	function	
	Voltage detection circuit	On-chip
<u> </u>	Power-on reset circuit	On-chip
Electric	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz)
Characteristics		VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz)
	Current consumption	Typ. 9 mA (VCC = 5.0 V, f(XIN) = 20 MHz, comparator stopped)
		Typ. 5 mA (VCC = 3.0V, f(XIN) = 10 MHz, comparator stopped)
		Typ. 35 $\mu$ A (VCC = 3.0 V, wait mode, peripheral clock off)
		Typ. 0.7 μA (VCC = 3.0 V, stop mode)
Flash Memory	Programming and erasure voltage	VCC = 2.7 to 5.5 V
	Programming and erasure	100 times
	endurance	
Operating Ambi	ent Temperature	-20 to 85°C
<u> </u>		-40 to 85°C (D version)
Package		20-pin molded-plastic LSSOP
		20-pin molded-plastic SDIP
		28-pin molded-plastic HWQFN

 Table 1.1
 Functions and Specifications for R8C/18 Group



CPU	Item Number of fundamental	Specification 89 instructions
CPU		
	instructions Minimum instruction	$E0 = \frac{(f(X N))}{20} = \frac{20}{N} \frac{1}{20} = \frac{1}{20} \frac{1}{100} $
	Minimum instruction	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) 100  ns (f(XIN) = 40 MHz, VCC = 3.7 to 5.5 V)
	execution time	100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
	Operation mode Address space	Single-chip
	Memory capacity	1 Mbyte Refer to Table 1.4 Product Information for R8C/19
	Memory capacity	Group
Peripheral	Ports	I/O ports: 13 pins (including LED drive port)
Functions		Input port: 3 pins
T unctions	LED drive ports	I/O ports: 4 pins
	Timers	Timer X: 8 bits × 1 channel, timer Z: 8 bits × 1 channel
		(Each timer equipped with 8-bit prescaler)
		Timer C: 16 bits × 1 channel
		(Input capture and output compare circuits)
	Serial interfaces	1 channel
	Ochar Internaces	Clock synchronous serial I/O, UART
		1 channel
		UART
	Comparator	1-bit comparator: 1 circuit, 4 channels
	Watchdog timer	15 bits × 1 channel (with prescaler)
		Reset start selectable, count source protection mode
	Interrupts	Internal: 10 sources, External: 4 sources, Software: 4
	Interrupts	
		sources, Priority levels: 7 levels
	Clock generation circuits	2 circuits
	Clock generation circuits	Main clock generation circuit (with on-chip feedback
		resistor)
		• On-chip oscillator (high speed, low speed)
		High-speed on-chip oscillator has frequency
		adjustment function
	Oscillation stop detection	Main clock oscillation stop detection function
	function	On this
	Voltage detection circuit	On-chip
Flootrio	Power-on reset circuit	On-chip VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz)
Electric Characteristics	Supply voltage	
Characteristics	Current consumption	VCC = 2.7 to 5.5 V ( $f(XIN) = 10 \text{ MHz}$ ) Typ. 9 mA (VCC = 5.0 V, $f(XIN) = 20 \text{ MHz}$ , comparator stopped)
	Current consumption	
		Typ. 5 mA (VCC = $3.0 \text{ V}$ , f(XIN) = $10 \text{MHz}$ , comparator stopped)
		Typ. 35 $\mu$ A (VCC = 3.0 V, wait mode, peripheral clock off)
	Dream ming and area weltage	Typ. 0.7 μA (VCC = 3.0 V, stop mode) VCC = 2.7 to 5.5 V
Flash Memory	Programming and erasure voltage Programming and erasure	10,000 times (data flash)
		1,000 times (program ROM)
Operating Amb	endurance ent Temperature	-20 to 85°C
		-40 to 85°C (D version)
Package		20 pin molded plastic LSSOD
Package		20-pin molded-plastic LSSOP 20-pin molded-plastic SDIP

 Table 1.2
 Functions and Specifications for R8C/19 Group

RENESAS

#### 1.3 Block Diagram

Figure 1.1 shows a Block Diagram.





Figure 1.1 Block Diagram

#### 1.5 Pin Assignments

Figure 1.4 shows Pin Assignments for PLSP0020JB-A Package (Top View), Figure 1.5 shows Pin Assignments for PRDP0020BA-A Package (Top View) and Figure 1.6 shows Pin Assignments for PWQN0028KA-B Package (Top View).





#### 1.6 Pin Functions

Table 1.5 lists Pin Functions, Table 1.6 lists Pin Name Information by Pin Number of PLSP0020JB-A, PRDP0020BA-A packages, and Table 1.7 lists Pin Name Information by Pin Number of PWQN0028KA-B package.

Туре	Symbol	I/O Type	Description
Power supply input	VCC VSS	I	Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	I	Power supply for the comparator Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
Main clock input	XIN	I	These pins are provided for main clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins.
Main clock output	XOUT	0	To use an external clock, input it to the XIN pin and leave the XOUT pin open.
INT interrupt	INTO, INT1, INT3	I	INT interrupt input pins
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer X	CNTR0	I/O	Timer X I/O pin
	CNTR0	0	Timer X output pin
Timer Z	TZOUT	0	Timer Z output pin
Timer C	TCIN	I	Timer C input pin
	CMP0_0 to CMP0_2, CMP1_0 to CMP1_2	0	Timer C output pins
Serial interface	CLK0	I/O	Transfer clock I/O pin
	RXD0, RXD1	I	Serial data input pins
	TXD0, TXD1	0	Serial data output pins
Reference voltage input	VREF	I	Reference voltage input pin to comparator
Comparator	AN8 to AN11	I	Analog input pins to comparator
I/O port	P1_0 to P1_7, P3_3 to P3_5, P3_7, P4_5	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. P1_0 to P1_3 also function as LED drive ports.
Input port	P4_2, P4_6, P4_7	I	Input-only ports

#### Table 1.5 Pin Functions


I: Input O: Output I/O: Input and output

Pin	Control	Port	I/C	Pin Functions for	r Peripheral Modul	es
Number	Pin	Full	Interrupt	Timer	Serial Interface	Comparator
1		P3_5		CMP1_2		
2		P3_7		CNTR0	TXD1	
3	RESET					
4	XOUT	P4_7				
5	VSS/AVSS					
6	XIN	P4_6				
7	VCC/AVCC					
8	MODE					
9		P4_5	<b>INTO</b>		RXD1	
10		P1_7	INT10	CNTR00		
11		P1_6			CLK0	
12		P1_5	INT11	CNTR01	RXD0	
13		P1_4			TXD0	
14		P1_3	KI3	TZOUT		AN11
15		P1_2	KI2	CMP0_2		AN10
16	VREF	P4_2				
17		P1_1	KI1	CMP0_1		AN9
18		P1_0	KI0	CMP0_0		AN8
19		P3_3	INT3	TCIN/CMP1_0		
20		P3_4		CMP1_1		

## Table 1.6 Pin Name Information by Pin Number of PLSP0020JB-A, PRDP0020BA-A packages

# 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.



#### 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

## 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic and logic operations. A1 is analogous to A0. A1 can be combined with A0 and used as a 32-bit address register (A1A0).

## 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

#### 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

## 2.5 Program Counter (PC)

PC is 20 bits wide, indicates the address of the next instruction to be executed.

## 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointer (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

#### 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

#### 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

#### 2.8.1 Carry Flag (C)

The C flag retains a carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

## 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

## 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

## 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

#### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

## 2.8.6 Overflow Flag (O)

The O flag is set to 1 when the operation results in an overflow; otherwise to 0.

## 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

## 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

## 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

## 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

#### 3. Memory

## 3. Memory

## 3.1 R8C/18 Group


Figure 3.1 is a Memory Map of R8C/18 Group. The R8C/18 Group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM area is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.





## 3.2 R8C/19 Group

Figure 3.2 is a Memory Map of R8C/19 Group. The R8C/19 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.


The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.





RENESAS

#### **Electrical Characteristics** 5.

Table 5.1	Absolute	Maximum	Ratings
-----------	----------	---------	---------

Symbol	Parameter	Condition	Rated Value	Unit
Vcc	Supply voltage	Vcc = AVcc	-0.3 to 6.5	V
AVcc	Analog supply voltage	Vcc = AVcc	-0.3 to 6.5	V
VI	Input voltage		-0.3 to Vcc+0.3	V
Vo	Output voltage		-0.3 to Vcc+0.3	V
Pd	Power dissipation	Topr = 25°C	300	mW
Topr	Operating ambient temperature		-20 to 85 / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.2 **Recommended Operating Conditions** 

Cumbal	Parameter		Conditions		Unit		
Symbol			Conditions	Min.	Тур.	Max.	Unit
Vcc	Supply voltage			2.7	-	5.5	V
AVcc	Analog supply volt	age		-	Vcc	-	V
Vss	Supply voltage			-	0	-	V
AVss	Analog supply volt	age		-	0	-	V
Vih	Input "H" voltage			0.8Vcc	-	Vcc	V
VIL	Input "L" voltage			0	-	0.2Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH (peak)		-	-	-60	mA
OH(peak)	Peak output "H" current			-	-	-10	mA
OH(avg)	Average output "H" current			-	-	-5	mA
IOL(sum)	Peak sum output "L" currents	Sum of all pins IOL (peak)		-	-	60	mA
IOL(peak)	Peak output "L"	Except P1_0 to P1_3		-	-	10	mA
	currents	P1_0 to P1_3	Drive capacity HIGH	-	-	30	mA
			Drive capacity LOW	-	-	10	mA
IOL(avg)	Average output	Except P1_0 to P1_3		-	-	5	mA
	"L" current	P1_0 to P1_3	Drive capacity HIGH	-	-	15	mA
			Drive capacity LOW	-	-	5	mA
f(XIN)	Main clock input o	scillation frequency	$3.0~V \leq Vcc \leq 5.5~V$	0	-	20	MHz
			$2.7~V \leq Vcc < 3.0~V$	0	-	10	MHz

NOTES:

1. Vcc = 2.7 to 5.5 V at  $T_{opr}$  = -20 to 85 °C / -40 to 85 °C, unless otherwise specified. 2. Typical values when average output current is 100 ms.

Cumbal	Parameter	Conditions		Linit		
Symbol		Conditions	Min.	Typ. Max.		Unit
-	Program/erase endurance <sup>(2)</sup>	R8C/18 Group	100 <sup>(3)</sup>	-	-	times
		R8C/19 Group	1,000(3)	-	-	times
-	Byte program time		-	50	400	μS
-	Block erase time		-	0.4	9	s
td(SR-SUS)	Time delay from suspend request until suspend		-	-	97+CPU clock × 6 cycles	μS
-	Interval from erase start/restart until following suspend request		650	-	_	μS
-	Interval from program start/restart until following suspend request		0	-	-	ns
-	Time from suspend until program/erase restart		-	-	3+CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.7	-	5.5	V
-	Program, erase temperature		0	-	60	°C
=	Data hold time <sup>(8)</sup>	Ambient temperature = 55 °C	20	=	-	year

#### Table 5.4 Flash Memory (Program ROM) Electrical Characteristics

NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60 °C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

- 4. If emergency processing is required, a suspend request can be generated independent of this characteristic. In that case the normal time delay to Suspend can be applied to the request. However, we recommend that a suspend request with an interval of less than 650 μs is only used once because, if the suspend state continues, erasure cannot operate and the incidence of erasure error rises.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the number of erase operations between block A and block B can further reduce the effective number of rewrites. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring programming/erasure failure rate information should contact their Renesas technical support representative.
- 8. The data hold time includes time that the power supply is off or the clock is not supplied.

Symbol	Parameter	Conditions		Unit		
Symbol	Falameter	Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance <sup>(2)</sup>		10,000 <sup>(3)</sup>	-	-	times
_	Byte program time (Program/erase endurance $\leq$ 1,000 times)		-	50	400	μS
_	Byte program time (Program/erase endurance > 1,000 times)		_	65	_	μS
_	Block erase time (Program/erase endurance ≤ 1,000 times)		_	0.2	9	S
-	Block erase time (Program/erase endurance > 1,000 times)		_	0.3	_	S
td(SR-SUS)	Time delay from suspend request until suspend		-	_	97+CPU clock × 6 cycles	μS
-	Interval from erase start/restart until following suspend request		650	_	_	μS
-	Interval from program start/restart until following suspend request		0	-	_	ns
-	Time from suspend until program/erase restart		-	-	3+CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.7	-	5.5	V
-	Program, erase temperature		-20 <sup>(8)</sup>	-	85	°C
-	Data hold time <sup>(9)</sup>	Ambient temperature = 55 °C	20	-	-	year

#### Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics

NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85  $^{\circ}$ C / -40 to 85  $^{\circ}$ C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

- 4. If emergency processing is required, a suspend request can be generated independent of this characteristic. In that case the normal time delay to suspend can be applied to the request. However, we recommend that a suspend request with an interval of less than 650 μs is only used once because, if the suspend state continues, erasure cannot operate and the incidence of erasure error rises.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring programming/erasure failure rate information should contact their Renesas technical support representative.
- 8. -40 °C for D version.
- 9. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Transition Time to Suspend

Symbol	Parameter	Condition	Standard			Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level <sup>(3)</sup>		2.70	2.85	3.00	V
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	600	-	nA
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(2)</sup>		-	-	100	μS
Vccmin	MCU operating voltage minimum value		2.7	-	-	V

NOTES:

1. The measurement condition is Vcc = 2.7 V to 5.5 V and T\_{opr} = -40°C to 85 °C.

2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

3. Ensure that Vdet2 > Vdet1.

#### Table 5.7 **Voltage Detection 2 Circuit Electrical Characteristics**

Symbol	Parameter Condition		Standard			Unit
Symbol	Falametei	Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level <sup>(4)</sup>		3.00	3.30	3.60	V
-	Voltage monitor 2 interrupt request generation time <sup>(2)</sup>		-	40	-	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	600	-	nA
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		-	-	100	μS

NOTES:

The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40°C to 85 °C.
 Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet1.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

4. Ensure that Vdet2 > Vdet1.

Symbol	Parameter	Condition	Standard		Unit	
			Min.	Тур.	Max.	
Vpor2	Power-on reset valid voltage	$\text{-}20^\circ C \leq Topr \leq 85^\circ C$	-	-	Vdet1	V
tw(Vpor2-Vdet1)	Supply voltage rising time when power-on reset is deasserted <sup>(1)</sup>	$\label{eq:constraint} \begin{array}{l} -20^\circ C \leq Topr \leq 85^\circ C, \\ t_{w(por2)} \geq 0s^{(3)} \end{array}$	-	-	100	ms

#### Table 5.8 Reset Circuit Electrical Characteristics (When Using Voltage Monitor 1 Reset)

NOTES:

1. This condition is not applicable when using with  $Vcc \ge 1.0 V$ .

2. When turning power on after the time to hold the external power below effective voltage (Vpor1) exceeds10 s, refer to Table 5.9 Reset Circuit Electrical Characteristics (When Not Using Voltage Monitor 1 Reset).

3. tw(por2) is the time to hold the external power below effective voltage (Vpor2).


#### Table 5.9 Reset Circuit Electrical Characteristics (When Not Using Voltage Monitor 1 Reset)


Symbol	Parameter	Condition		Standar	d	Unit
			Min.	Тур.	Max.	
Vpor1	Power-on reset valid voltage	$-20^\circ C \le Topr \le 85^\circ C$	-	-	0.1	V
tw(Vpor1-Vdet1)	Supply voltage rising time when power-on reset is deasserted	$\begin{array}{l} 0^{\circ}C\leq Topr\leq 85^{\circ}C,\\ tw(por1)\geq 10\ s^{(2)} \end{array}$	-	-	100	ms
tw(Vpor1-Vdet1)	Supply voltage rising time when power-on reset is deasserted	$\label{eq:constraint} \begin{array}{l} -20^\circ C \leq \mbox{Topr} < 0^\circ C, \\ \mbox{tw(por1)} \geq 30 \ s^{(2)} \end{array}$	-	-	100	ms
tw(Vpor1-Vdet1)	Supply voltage rising time when power-on reset is deasserted	$\label{eq:constraint} \begin{array}{l} -20^\circ C \leq Topr < 0^\circ C, \\ tw(por1) \geq 10 \ s^{(2)} \end{array}$	-	-	1	ms
tw(Vpor1-Vdet1)	Supply voltage rising time when power-on reset is deasserted	$\label{eq:constraint} \begin{split} 0^\circ C &\leq Topr \leq 85^\circ C, \\ t_{w(por1)} \geq 1 \ s^{(2)} \end{split}$	-	-	0.5	ms

NOTES:

1. When not using voltage monitor 1, use with Vcc  $\ge$  2.7 V.

2. tw(por1) is the time to hold the external power below effective voltage (Vpor1).





Symbol	Doro	motor	eter Condition		St	tandard		Unit
Symbol	Fala	meter			Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	tput "H" voltage Except Xout	Іон = -5 mA		Vcc - 2.0	-	Vcc	V
			Іон = -200 μА		Vcc - 0.3	-	Vcc	V
		Xout	Drive capacity HIGH	Iон = -1 mA	Vcc - 2.0	_	Vcc	V
			Drive capacity LOW	Іон = -500 μА	Vcc - 2.0	_	Vcc	V
Vol	Output "L" voltage	Except P1_0 to	lo∟ = 5 mA		-	-	2.0	V
		Р1_3, Хоит	Ιοι = 200 μΑ		-	-	0.45	V
		P1_0 to P1_3	Drive capacity HIGH	IOL = 15 mA	-	_	2.0	V
			Drive capacity LOW	IOL = 5 mA	-	_	2.0	V
			Drive capacity LOW	IOL = 200 μA	-	_	0.45	V
		Xout	Drive capacity HIGH	IOL = 1 mA	-	-	2.0	V
			Drive capacity LOW	IOL = 500 μA	-	-	2.0	V
VT+-VT-	Hysteresis	INT0,         INT1,         INT2,           INT3,         KI0,         KI1,         KI2,           KI3,         CNTR0,         CNTR1,         TCIN,           RXD0         KI0,         KI0,         KI0,			0.2	-	1.0	V
		RESET			0.2	-	2.2	V
Ін	Input "H" current	1	VI = 5 V		_	_	5.0	μA
lı∟	Input "L" current		VI = 0 V		-	_	-5.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V		30	50	167	kΩ
Rfxin	Feedback resistance	XIN			_	1.0	-	MΩ
fring-s	Low-speed on-chip o	scillator frequency			40	125	250	kHz
Vram	RAM hold voltage		During stop mode	•	2.0	-	-	V

## Table 5.12 Electrical Characteristics (1) [Vcc = 5 V]


NOTE:

1. Vcc = 4.2 to 5.5 V at Topr = -20 to 85 °C / -40 to 85 °C, f(XIN) = 20 MHz, unless otherwise specified.

#### Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Ta = 25 °C) [Vcc = 5 V]

#### Table 5.14 XIN Input


Symbol	Parameter	Standard		Unit
	Farameter	Min.	in. Max.	Unit
tc(XIN)	XIN input cycle time	50	-	ns
twh(xin)	XIN input "H" width	25	-	ns
twl(XIN)	XIN input "L" width	25	-	ns



#### Figure 5.4 XIN Input Timing Diagram when VCC = 5 V

#### Table 5.15 CNTR0 Input, CNTR1 Input, INT1 Input

Symbol	Parameter	Standard		Unit
Symbol	Falameter	Min.	Max.	Unit
tc(CNTR0)	CNTR0 input cycle time	100	-	ns
tWH(CNTR0)	CNTR0 input "H" width	40	-	ns
tWL(CNTR0)	CNTR0 input "L" width	40	-	ns



#### Figure 5.5 CNTR0 Input, CNTR1 Input, INT1 Input Timing Diagram when Vcc = 5 V


#### Table 5.16 TCIN Input, INT3 Input

Symbol	Parameter	Standard		Unit	
Symbol	Falanielei	Min.			
tc(TCIN)	TCIN input cycle time	400 <sup>(1)</sup>	-	ns	
twh(tcin)	TCIN input "H" width	200(2)	-	ns	
twl(tcin)	TCIN input "L" width	200 <sup>(2)</sup>	-	ns	

NOTES:

1. When using timer C input capture mode, adjust the cycle time to (1/timer C count source frequency x 3) or above.

2. When using timer C input capture mode, adjust the pulse width to (1/timer C count source frequency x 1.5) or above.



#### Figure 5.6 TCIN Input, INT3 Input Timing Diagram when Vcc = 5 V

Symbol	Parameter		Condition	Standard			Unit
-,				Min.	Тур.	Max.	
lcc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open,	High-speed mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	8	13	mA
compar	other pins are Vss, comparator is stopped		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	7	12	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	5	_	mA
		Medium- speed mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3	_	mA
	on-chip oscillator mode Low-spee on-chip oscillator mode Wait mode		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.5	-	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.6	_	mA
		oscillator	Main clock off High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	3.5	7.5	mA
			Main clock off High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA
		oscillator	Main clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 FMR47 = 1	-	100	280	μA
		Wait mode	Main clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = 0	_	37	74	μΑ
		Wait mode	Main clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = 0		35	70	μΑ
		Stop mode	Main clock off, Topr = 25 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0	_	0.7	3.0	μΑ

## Table 5.20 Electrical Characteristics (4) [Vcc = 3V] (Topr = -40 to 85 °C, unless otherwise specified.)

RENESAS