



Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	SIO, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	13
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	384 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21191sp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

### 1.3 Block Diagram

Figure 1.1 shows a Block Diagram.




Figure 1.1 Block Diagram




Figure 1.5 Pin Assignments for PRDP0020BA-A Package (Top View)



Pin	Control	Dart	I/O Pin of Peripheral Function					
Number	Pin	Port	Interrupt	Timer	Serial Interface	Comparator		
1	NC							
2	XOUT	P4_7						
3	VSS/AVSS							
4	NC							
5	NC							
6	XIN	P4_6						
7	NC							
8	VCC/AVCC							
9	MODE							
10		P4_5	<b>INTO</b>		RXD1			
11		P1_7	INT10	CNTR00				
12		P1_6			CLK0			
13		P1_5	INT11	CNTR01	RXD0			
14		P1_4			TXD0			
15	NC							
16		P1_3	KI3	TZOUT		AN11		
17		P1_2	KI2	CMP0_2		AN10		
18	NC							
19	NC							
20	VREF	P4_2						
21	NC							
22		P1_1	KI1	CMP0_1		AN9		
23		P1_0	KI0	CMP0_0		AN8		
24		P3_3	INT3	TCIN/CMP1_0				
25		P3_4		CMP1_1				
26		P3_5		CMP1_2				
27		P3_7		CNTR0	TXD1			
28	RESET							

## 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

# 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

# 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

### 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

### 3. Memory

# 3. Memory

## 3.1 R8C/18 Group


Figure 3.1 is a Memory Map of R8C/18 Group. The R8C/18 Group has 1 Mbyte of address space from addresses 00000h to FFFFFh.


The internal ROM area is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.





### 3.2 R8C/19 Group

Figure 3.2 is a Memory Map of R8C/19 Group. The R8C/19 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.


The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.





# 4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.4 list the special function registers.

Table 4.1SFR Information (1)(1)

Address	Pagiatar	Symbol	After reset
	Register	Symbol	Allei Tesei
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	01101000b
0007h	System Clock Control Register 1	CM1	0010000b
0008h		0	
0009h	Address Match Interrupt Enable Register	AIER	00h
0003h	Protect Register	PRCR	00h
000An		FRUK	0011
		0.00	000004001
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00011111b
0010h	Address Match Interrupt Register 0	RMAD0	00h
0011h			00h
0012h			X0h
0013h		1	
0014h	Address Match Interrupt Register 1	RMAD1	00h
0015h			00h
0016h	4		X0h
0017h			7.011
0017h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h
001Dh			
001Eh	INT0 Input Filter Select Register	INTOF	00h
001Fh			
0020h	High-Speed On-Chip Oscillator Control Register 0	HRA0	00h
0021h	High-Speed On-Chip Oscillator Control Register 1	HRA1	When shipping
0022h	High-Speed On-Chip Oscillator Control Register 2	HRA2	00h
0023h		1110.02	0011
002011			
002Ah			
002Bh			
002Ch			
002Dh			
002Eh			
002Fh			
0030h			
0031h	Voltage Detection Register 1 <sup>(2)</sup>	VCA1	00001000b
0032h	Voltage Detection Register 2 <sup>(2)</sup>	VCA2	00h(3)
-			0100000b <sup>(4)</sup>
0033h			010000000,7
		+	
0034h		ļ	
0035h		10040	
0036h	Voltage Monitor 1 Circuit Control Register <sup>(2)</sup>	VW1C	0000X000b <sup>(3)</sup>
			0100X001b <sup>(4)</sup>
0037h	Voltage Monitor 2 Circuit Control Register <sup>(5)</sup>	VW2C	00h
0038h		1	
0039h			
003Ah		+	
003Bh		+	
003Dh			
003Ch		+	
		ļ	
003Eh			
003Fh			

X: Undefined

NOTES:

- 1. The blank regions are reserved. Do not access locations in these regions.
- 2. Software reset, watchdog timer reset, and voltage monitor 2 reset do not affect this register.

3. After hardware reset.

- 4. After power-on reset or voltage monitor 1 reset.
- 5. Software reset, watchdog timer reset, and voltage monitor 2 reset do not affect b2 and b3.

Address	Register	Symbol	After reset
0080h	Timer Z Mode Register	TZMR	00h
0081h			
0082h			
0083h			
	Timer 7 Mayoform Output Control Degister	PUM	00h
0084h	Timer Z Waveform Output Control Register	-	00h
0085h	Prescaler Z Register	PREZ	FFh
0086h	Timer Z Secondary Register	TZSC	FFh
0087h	Timer Z Primary Register	TZPR	FFh
0088h			
0089h			
008Ah	Timer Z Output Control Register	TZOC	00h
008Bh	Timer X Mode Register	TXMR	00h
008Ch	Prescaler X Register	PREX	FFh
008Dh	Timer X Register	ТХ	FFh
008Eh	Timer Count Source Setting Register	TCSS	00h
008Fh			
0090h	Timer C Register	тс	00h
0091h			00h
0092h			0011
0092h			<u> </u>
0093h 0094h			
			<u> </u>
0095h	Estemal land English Deviator		0.01
0096h	External Input Enable Register	INTEN	00h
0097h			
0098h	Key Input Enable Register	KIEN	00h
0099h			
009Ah	Timer C Control Register 0	TCC0	00h
009Bh	Timer C Control Register 1	TCC1	00h
009Ch	Capture, Compare 0 Register	TM0	00h
009Dh			00h <sup>(2)</sup>
009Eh	Compare 1 Register	TM1	FFh
009Fh			FFh
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UARTO Bit Rate Register	U0BRG	XXh
00A2h	UARTO Transmit Buffer Register	UOTB	XXh
00A2h		0018	XXh
	LIADTO Terrereit/Decesion Operator I Decister 0	11000	
00A4h	UARTO Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UARTO Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	UORB	XXh
00A7h			XXh
00A8h	UART1 Transmit/Receive Mode Register	U1MR	00h
00A9h	UART1 Bit Rate Register	U1BRG	XXh
00AAh	UART1 Transmit Buffer Register	U1TB	XXh
00ABh			XXh
00ACh	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
00ADh	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
00AEh	UART1 Receive Buffer Register	U1RB	XXh
00AFh	Ť		XXh
	UART Transmit/Receive Control Register 2	UCON	00h
00B1h			
00B2h		+	
00B3h			
00B3h			
00B4n			
00B5h			
		ļ	
00B7h			
00B8h			
00B9h			
00BAh			
00BBh			
00BCh			
00BDh			1
00BEh			1
00BFh		1	
L	1	1	

#### SFR Information (3)<sup>(1)</sup> Table 4.3

X: Undefined

NOTES:

The blank regions are reserved. Do not access locations in these regions.
 When the output compare mode is selected (the TCC13 bit in the TCC1 register = 1), the value is set to FFFF16.

Addroop	Pagintar	Symbol	After react
Address 00C0h	Register A/D Register	AD	After reset XXh
00C011		AD	~~!!
00C2h			
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CBh			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h			
00D1h 00D2h			
00D2h 00D3h			
00D3h 00D4h	A/D Control Register 2	ADCON2	00h
00D4n		, 10001N2	0011
00D6h	A/D Control Register 0	ADCON0	00000XXXb
00D7h	A/D Control Register 1	ADCON1	00000000000000000000000000000000000000
00D8h			
00D9h			
00DAh			
00DBh			
00DCh			
00DDh			
00DEh			
00DFh			
00E0h		<b>.</b>	× × ×
00E1h	Port P1 Register	P1	XXh
00E2h	Dest D4 Dissettion De sigter	004	0.0h
00E3h 00E4h	Port P1 Direction Register	PD1	00h
00E4h	Port P3 Register	P3	XXh
00E6h	Forregister	гJ	~~!!
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h	· · · · · · · · · · · · · · · · · · ·		
00EAh	Port P4 Direction Register	PD4	00h
00EBh	-		
00ECh			
00EDh			
00EEh			
00EFh			
00F0h			
00F1h			
00F2h			
00F3h 00F4h			
00F4h 00F5h			
00F6h			+
00F7h			
00F8h			
00F9h			
00FAh			
00FBh			
00FCh	Pull-Up Control Register 0	PUR0	00XX0000b
00FDh	Pull-Up Control Register 1	PUR1	XXXXXX0Xb
00FEh	Port P1 Drive Capacity Control Register	DRR	00h
00FFh	Timer C Output Control Register	TCOUT	00h
01B3h	Flash Memory Control Register 4	FMR4	0100000b
01B4h	Elech Memory Control Desister 4		1000000Xh
01B5h 01B6h	Flash Memory Control Register 1	FMR1	1000000Xb
01B6h 01B7h	Flash Memory Control Register 0	FMR0	0000001b
	I IASH METHOLY CUITEUL REGISTER U		00000010
0FFFFh	Optional Function Select Register	OFS	(Note 2)
011111		0.0	(11010 2)

#### SFR Information (4)<sup>(1)</sup> Table 4.4

X: Undefined

NOTES:

The blank regions, 0100h to 01B2h and 01B8h to 02FFh are all reserved. Do not access locations in these regions.
 The OFS register cannot be changed by a program. Use a flash programmer to write to it.

Symbol	Parameter	Conditions		Unit		
		Conditions	Min.	Тур. Мах.		Unit
-	Program/erase endurance <sup>(2)</sup>	R8C/18 Group	100 <sup>(3)</sup>	-	-	times
		R8C/19 Group	1,000(3)	-	-	times
-	Byte program time		-	50	400	μs
-	Block erase time		-	0.4	9	s
td(SR-SUS)	Time delay from suspend request until suspend		-	-	97+CPU clock × 6 cycles	μS
-	Interval from erase start/restart until following suspend request		650	-	-	μS
-	Interval from program start/restart until following suspend request		0	-	-	ns
-	Time from suspend until program/erase restart		-	-	3+CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.7	-	5.5	V
-	Program, erase temperature		0	-	60	°C
-	Data hold time <sup>(8)</sup>	Ambient temperature = 55 °C	20	-	-	year

### Table 5.4 Flash Memory (Program ROM) Electrical Characteristics

NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60 °C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

- 4. If emergency processing is required, a suspend request can be generated independent of this characteristic. In that case the normal time delay to Suspend can be applied to the request. However, we recommend that a suspend request with an interval of less than 650 μs is only used once because, if the suspend state continues, erasure cannot operate and the incidence of erasure error rises.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the number of erase operations between block A and block B can further reduce the effective number of rewrites. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring programming/erasure failure rate information should contact their Renesas technical support representative.
- 8. The data hold time includes time that the power supply is off or the clock is not supplied.

Symbol	Parameter	Conditions		Standard		
Symbol	Falameter	Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance <sup>(2)</sup>		10,000 <sup>(3)</sup>	-	-	times
_	Byte program time (Program/erase endurance $\leq$ 1,000 times)		-	50	400	μS
_	Byte program time (Program/erase endurance > 1,000 times)		_	65	65 –	
_	Block erase time (Program/erase endurance ≤ 1,000 times)		_	0.2	9	S
-	Block erase time (Program/erase endurance > 1,000 times)		_	0.3	0.3 –	
td(SR-SUS)	Time delay from suspend request until suspend		-	_	97+CPU clock × 6 cycles	μS
-	Interval from erase start/restart until following suspend request		650	_	_	μS
-	Interval from program start/restart until following suspend request		0	-	_	ns
-	Time from suspend until program/erase restart		-	-	3+CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.7	-	5.5	V
-	Program, erase temperature		-20 <sup>(8)</sup>	-	85	°C
-	Data hold time <sup>(9)</sup>	Ambient temperature = 55 °C	20	-	-	year

### Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics

NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85  $^{\circ}$ C / -40 to 85  $^{\circ}$ C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

- 4. If emergency processing is required, a suspend request can be generated independent of this characteristic. In that case the normal time delay to suspend can be applied to the request. However, we recommend that a suspend request with an interval of less than 650 μs is only used once because, if the suspend state continues, erasure cannot operate and the incidence of erasure error rises.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring programming/erasure failure rate information should contact their Renesas technical support representative.
- 8. -40 °C for D version.
- 9. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Transition Time to Suspend

Symbol	/mbol Parameter	Condition	Standard			Unit
Symbol		Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level <sup>(3)</sup>		2.70	2.85	3.00	V
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	600	-	nA
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(2)</sup>		-	-	100	μS
Vccmin	MCU operating voltage minimum value		2.7	-	-	V

NOTES:

1. The measurement condition is Vcc = 2.7 V to 5.5 V and T\_{opr} = -40°C to 85 °C.

2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

3. Ensure that Vdet2 > Vdet1.

#### Table 5.7 **Voltage Detection 2 Circuit Electrical Characteristics**

Symbol	Parameter	Condition		Unit		
Symbol	Falametei	Condition	Min.	Тур.	Max.	Onic
Vdet2	Voltage detection level <sup>(4)</sup>		3.00	3.30	3.60	V
-	Voltage monitor 2 interrupt request generation time <sup>(2)</sup>		-	40	-	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	600	-	nA
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>			-	100	μS

NOTES:

The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40°C to 85 °C.
 Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet1.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

4. Ensure that Vdet2 > Vdet1.

Symbol	Parameter	Condition	Standard			Unit
			Min.	Тур.	Max.	
Vpor2	Power-on reset valid voltage	$\text{-}20^\circ C \leq Topr \leq 85^\circ C$	-	-	Vdet1	V
tw(Vpor2-Vdet1)	Supply voltage rising time when power-on reset is deasserted <sup>(1)</sup>	$\label{eq:constraint} \begin{array}{l} -20^\circ C \leq Topr \leq 85^\circ C, \\ t_{w(por2)} \geq 0s^{(3)} \end{array}$	-	-	100	ms

### Table 5.8 Reset Circuit Electrical Characteristics (When Using Voltage Monitor 1 Reset)

NOTES:

1. This condition is not applicable when using with  $Vcc \ge 1.0 V$ .

2. When turning power on after the time to hold the external power below effective voltage (Vpor1) exceeds10 s, refer to Table 5.9 Reset Circuit Electrical Characteristics (When Not Using Voltage Monitor 1 Reset).

3. tw(por2) is the time to hold the external power below effective voltage (Vpor2).


### Table 5.9 Reset Circuit Electrical Characteristics (When Not Using Voltage Monitor 1 Reset)


Symbol	Parameter	Condition	Standard			Unit
			Min.	Тур.	Max.	
Vpor1	Power-on reset valid voltage	$-20^\circ C \le Topr \le 85^\circ C$	-	-	0.1	V
tw(Vpor1-Vdet1)	Supply voltage rising time when power-on reset is deasserted	$\begin{array}{l} 0^{\circ}C\leq Topr\leq 85^{\circ}C,\\ tw(por1)\geq 10\ s^{(2)} \end{array}$	-	-	100	ms
tw(Vpor1-Vdet1)	Supply voltage rising time when power-on reset is deasserted	$\label{eq:constraint} \begin{array}{l} -20^\circ C \leq \mbox{Topr} < 0^\circ C, \\ \mbox{tw(por1)} \geq 30 \ s^{(2)} \end{array}$	-	-	100	ms
tw(Vpor1-Vdet1)	Supply voltage rising time when power-on reset is deasserted	$\label{eq:constraint} \begin{array}{l} -20^\circ C \leq Topr < 0^\circ C, \\ tw(por1) \geq 10 \ s^{(2)} \end{array}$	-	-	1	ms
tw(Vpor1-Vdet1)	Supply voltage rising time when power-on reset is deasserted	$\label{eq:constraint} \begin{array}{l} 0^\circ C \leq \mbox{Topr} \leq 85^\circ C, \\ t_{w(\mbox{por}1)} \geq 1 \ s^{(2)} \end{array}$	_	-	0.5	ms

NOTES:

1. When not using voltage monitor 1, use with Vcc  $\ge$  2.7 V.

2. tw(por1) is the time to hold the external power below effective voltage (Vpor1).





Symbol	Parameter		Condition		Standard			Unit
Symbol					Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Except Xout	Іон = -5 mA		Vcc - 2.0	-	Vcc	V
			Іон = -200 μА		Vcc - 0.3	-	Vcc	V
		Xout	Drive capacity HIGH	Iон = -1 mA	Vcc - 2.0	_	Vcc	V
			Drive capacity LOW	Іон = -500 μА	Vcc - 2.0	_	Vcc	V
Vol	Output "L" voltage	Except P1_0 to	IOL = 5 mA		-	-	2.0	V
		P1_3, XouT	IOL = 200 μA		-	-	0.45	V
		P1_0 to P1_3	Drive capacity HIGH	IOL = 15 mA	-	-	2.0	V
			Drive capacity LOW	IOL = 5 mA	-	_	2.0	V
			Drive capacity LOW	IOL = 200 μA	-	_	0.45	V
		Xout	Drive capacity HIGH	IOL = 1 mA	-	-	2.0	V
			Drive capacity LOW	IOL = 500 μA	-	-	2.0	V
VT+-VT-	Hysteresis	INT0,         INT1,         INT2,           INT3,         KI0,         KI1,         KI2,           KI3,         CNTR0,         CNTR1,         TCIN,           RXD0         KI0,         KI0,         KI0,			0.2	-	1.0	V
		RESET			0.2	-	2.2	V
Ін	Input "H" current		VI = 5 V		_	_	5.0	μA
lı∟	Input "L" current		VI = 0 V		-	_	-5.0	μΑ
RPULLUP			VI = 0 V		30	50	167	kΩ
Rfxin	Feedback resistance XIN				_	1.0	-	MΩ
fring-s	Low-speed on-chip oscillator frequency				40	125	250	kHz
Vram	RAM hold voltage		During stop mode	•	2.0	-	-	V

### Table 5.12 Electrical Characteristics (1) [Vcc = 5 V]


NOTE:


1. Vcc = 4.2 to 5.5 V at Topr = -20 to 85 °C / -40 to 85 °C, f(XIN) = 20 MHz, unless otherwise specified.


Symbol	Parameter	Condition		Standard Min. Typ. Max.			Unit
					Тур.	Max.	Unit
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open,	High-speed mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	9	15	mA
	other pins are Vss, comparator is stopped		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	8	14	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division		5	_	mA
		Medium- speed mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4	_	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3	_	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2	_	mA
		High-speed on-chip oscillator mode	Main clock off High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	4	8	mA
			Main clock off High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	_	mA
		Low-speed on-chip oscillator mode	Main clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 FMR47 = 1	_	110	300	μA
		Wait mode	Main clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = 0	_	40	80	μΑ
		Wait mode	Main clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = 0	_	38	76	μA
		Stop mode	Main clock off, Topr = 25 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0	_	0.8	3.0	μA

# Table 5.13Electrical Characteristics (2) [Vcc = 5 V] (Topr = -40 to 85 °C, unless otherwise specified.)

# **Package Dimensions**







# **REVISION HISTORY**

# R8C/18 Group, R8C/19 Group Datasheet

Davi	Dete	Description			
Rev.	Rev. Date		Summary		
0.10	Nov 15, 2004	-	First Edition issued		
0.20	Jan 11, 2005	5, 6	Tables 1.3 and 1.4: The date updated		
0.21	Apr 04, 2005	2, 3	Tables 1.1 and 1.2: Partly revised		
		4	Figure 1.1: Partly revised		
		5, 6	Tables 1.3 and 1.4: Partly revised		
		5, 6	Figure 1.2 and 1.3: Partly revised		
		7, 8	Figure 1.4 and 1.5: Partly revised		
		10	Table 1.6: Partly revised		
		16	Table 4.1: Partly revised		
		17	Table 4.2: Partly revised		
		18	Table 4.3: Partly revised		
		20	Package Dimensions are revised		
1.00	May 27, 2005	5, 6	Tables 1.3 and 1.4: Partly revised		
		9	Table 1.5: Partly revised		
		25	Table 5.9: Revised		
		26	Table 5.10: Partly revised		
		28	Table 5.13: Partly revised		
		32	Table 5.20: Partly revised		
1.10	Jun 09, 2005	26	Table 5.10: Partly revised		
1.20	Nov 01, 2005	3	Table 1.2 Performance Outline of the R8C/19 Group;Flash Memory: (Data area) $\rightarrow$ (Data flash)(Program area) $\rightarrow$ (Program ROM) revised		
		4	Figure 1.1 Block Diagram; "Peripheral Function" added, "System Clock Generation" → "System Clock Generator" revised		
		6	Table 1.4 Product Information of R8C/19 Group; ROM capacity: "Program area" $\rightarrow$ "Program ROM", "Data area" $\rightarrow$ "Data flash" revised		
		9	Table 1.5 Pin Description; Power Supply Input: "VCC/AVCC" → "VCC", "VSS/AVSS" → "VSS" revised Analog Power Supply Input: added		
		11	Figure 2.1 CPU Register; "Reserved Area" → "Reserved Bit" revised		
		13	2.8.10 Reserved Area; "Reserved Area" → "Reserved Bit" revised		
		15	3.2 R8C/19 Group, Figure 3.2 Memory Map of R8C/19 Group; "Data area" $\rightarrow$ "Data flash", "Program area" $\rightarrow$ "Program ROM" revised		

F	REVISION HISTORY R8C/18 Group, R8C/19 Group Datashe						
Pov Data		Description					
Rev.	Date Page		Summary				
1.20	Nov 01, 2005	16	Table 4.1 SFR Information(1);0009h: "XXXXX00b" $\rightarrow$ "00h"000Ah: "00XXX000b" $\rightarrow$ "00h"001Eh: "XXXXX000b" $\rightarrow$ "00h" revised				
		18	Table 4.3 SFR Information(3);0085h:"Prescaler Z" $\rightarrow$ "Prescaler Z Register"0086h:"Timer Z Secondary" $\rightarrow$ "Timer Z Secondary Register"0087h:"Timer Z Primary" $\rightarrow$ "Timer Z Primary Register"008Ch:"Prescaler X" $\rightarrow$ "Prescaler X Register"008Dh:"Timer X" $\rightarrow$ "Timer X Register"0090h, 0091h:"Timer C" $\rightarrow$ "Timer C Register" revised				
		22	Table 5.4 Flash Memory (Program ROM) Electrical Characteristics; NOTES 3 and 5 revised, NOTE8 deleted				
		23	Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics; NOTES 1 and 3 revised				
		25	Table 5.8 Reset Circuit Electrical Characteristics (When Using VoltageMonitor 1 Reset); NOTE 2 revised				
		26	<ul> <li>Table 5.10 High-speed On-Chip Oscillator Circuit Electrical Characteristics;</li> <li>"High-Speed On-Chip Oscillator" →</li> <li>"High-Speed On-Chip Oscillator Frequency" revised NOTE 2, 3 added</li> </ul>				
		28	Table 5.13 Electrical Characteristics (2) [Vcc = 5V]; NOTE 1 deleted				
		32	Table 5.20 Electrical Characteristics (4) [Vcc = 3V]; NOTE 1 deleted				
1.30	Dec 16, 2005	_	Products of PWQN0028KA-B package included				
		5, 6	Table 1.3, Table 1.4 revised				
		24	Table 5.4 Flash Memory (Program ROM) Electrical Characteristics; Ta $\rightarrow$ Ambient temperature				
		25	Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics; Ta $\rightarrow$ Ambient temperature				
		30, 34	Table 5.13, Table 5.20; The title revised, Condition of Stop Mode added				
		32, 36	Table 5.17, Table 5.24; td(C-Q) and tsu(D-C) revised				
		37, 38	Package Dimensions revised				
1.40	Apr 14, 2006	2, 3	Table 1.1, Table 1.2; Interrupts: Internal 8 $\rightarrow$ 10 sources,				
		5, 6	Table 1.3, Table 1.4; Type No. added, deleted				
		16, 17	Figure 3.1, Figure 3.2; Part Number added, deleted				
		24, 25					
			Conditions: VCC = $5.0 \text{ V}$ at Topr = $25 \degree \text{C}$ deleted				