



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

| Product Status             | Not For New Designs  |
|----------------------------|--|
| Core Processor             | R8C  |
| Core Size                  | 16-Bit   |
| Speed                      | 20MHz  |
| Connectivity               | SIO, UART/USART  |
| Peripherals                | LED, POR, Voltage Detect, WDT  |
| Number of I/O              | 13   |
| Program Memory Size        | 8KB (8K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | 2K x 8   |
| RAM Size                   | 512 x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V  |
| Data Converters            |  |
| Oscillator Type            | Internal   |
| Operating Temperature      | -20°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 20-LSSOP (0.173", 4.40mm Width)  |
| Supplier Device Package    | 20-LSSOP   |
| Purchase URL               | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21192sp-u0 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

### **1.2** Performance Overview

Table 1.1 outlines the Functions and Specifications for R8C/18 Group and Table 1.2 outlines the Functions and Specifications for R8C/19 Group.


|                 | Item                            | Specification  |  |  |  |
|-----------------|---------------------------------|--|--|--|--|
| CPU             | Number of fundamental           | 89 instructions  |  |  |  |
|                 | instructions                    |  |  |  |  |
|                 | Minimum instruction execution   | 50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)                    |  |  |  |
|                 | time                            | 100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)                   |  |  |  |
|                 | Operation mode                  | Single-chip  |  |  |  |
|                 | Address space                   | 1 Mbyte  |  |  |  |
|                 | Memory capacity                 | Refer to Table 1.3 Product Information for R8C/18              |  |  |  |
|                 |                                 | Group  |  |  |  |
| Peripheral      | Ports                           | I/O ports: 13 pins (including LED drive port)                  |  |  |  |
| Functions       |                                 | Input port: 3 pins   |  |  |  |
|                 | LED drive ports                 | I/O ports: 4 pins  |  |  |  |
|                 | Timers                          | Timer X: 8 bits x 1 channel, timer Z: 8 bits x 1 channel       |  |  |  |
|                 |                                 | (Each timer equipped with 8-bit prescaler)                     |  |  |  |
|                 |                                 | Timer C: 16 bits × 1 channel                                   |  |  |  |
|                 |                                 | (Input capture and output compare circuits)                    |  |  |  |
|                 | Serial interfaces               | 1 channel  |  |  |  |
|                 |                                 | Clock synchronous serial I/O, UART                             |  |  |  |
|                 |                                 | 1 channel  |  |  |  |
|                 |                                 | UART   |  |  |  |
|                 | Comparator                      | 1-bit comparator: 1 circuit, 4 channels                        |  |  |  |
|                 | Watchdog timer                  | 15 bits x 1 channel (with prescaler)                           |  |  |  |
|                 |                                 | Reset start selectable, count source protection mode           |  |  |  |
|                 | Interrupts                      | Internal: 10 sources, External: 4 sources, Software: 4         |  |  |  |
|                 |                                 | sources,   |  |  |  |
|                 |                                 | Priority levels: 7 levels                                      |  |  |  |
|                 | Clock generation circuits       | 2 circuits   |  |  |  |
|                 |                                 | Main clock oscillation circuit (with on-chip feedback          |  |  |  |
|                 |                                 | resistor)  |  |  |  |
|                 |                                 | <ul> <li>On-chip oscillator (high speed, low speed)</li> </ul> |  |  |  |
|                 |                                 | High-speed on-chip oscillator has frequency                    |  |  |  |
|                 |                                 | adjustment function  |  |  |  |
|                 | Oscillation stop detection      | Main clock oscillation stop detection function                 |  |  |  |
|                 | function                        |  |  |  |  |
|                 | Voltage detection circuit       | On-chip  |  |  |  |
| <u> </u>        | Power-on reset circuit          | On-chip  |  |  |  |
| Electric        | Supply voltage                  | VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz)                           |  |  |  |
| Characteristics |                                 | VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz)                           |  |  |  |
|                 | Current consumption             | Typ. 9 mA (VCC = 5.0 V, f(XIN) = 20 MHz, comparator stopped)   |  |  |  |
|                 |                                 | Typ. 5 mA (VCC = 3.0V, f(XIN) = 10 MHz, comparator stopped)    |  |  |  |
|                 |                                 | Typ. 35 $\mu$ A (VCC = 3.0 V, wait mode, peripheral clock off) |  |  |  |
|                 |                                 | Typ. 0.7 μA (VCC = 3.0 V, stop mode)                           |  |  |  |
| Flash Memory    | Programming and erasure voltage | VCC = 2.7 to 5.5 V   |  |  |  |
|                 | Programming and erasure         | 100 times  |  |  |  |
|                 | endurance                       |  |  |  |  |
| Operating Ambi  | ent Temperature                 | -20 to 85°C  |  |  |  |
| <u> </u>        |                                 | -40 to 85°C (D version)  |  |  |  |
| Package         |                                 | 20-pin molded-plastic LSSOP                                    |  |  |  |
|                 |                                 | 20-pin molded-plastic SDIP                                     |  |  |  |
|                 |                                 | 28-pin molded-plastic HWQFN                                    |  |  |  |

 Table 1.1
 Functions and Specifications for R8C/18 Group



### 1.5 Pin Assignments

Figure 1.4 shows Pin Assignments for PLSP0020JB-A Package (Top View), Figure 1.5 shows Pin Assignments for PRDP0020BA-A Package (Top View) and Figure 1.6 shows Pin Assignments for PWQN0028KA-B Package (Top View).









Figure 1.5 Pin Assignments for PRDP0020BA-A Package (Top View)



| Pin    | Control  | Dart | I/O Pin of Peripheral Function |             |                  |            |  |
|--------|----------|------|--------------------------------|-------------|------------------|------------|--|
| Number | Pin      | Port | Interrupt                      | Timer       | Serial Interface | Comparator |  |
| 1      | NC       |      |                                |             |                  |            |  |
| 2      | XOUT     | P4_7 |                                |             |                  |            |  |
| 3      | VSS/AVSS |      |                                |             |                  |            |  |
| 4      | NC       |      |                                |             |                  |            |  |
| 5      | NC       |      |                                |             |                  |            |  |
| 6      | XIN      | P4_6 |                                |             |                  |            |  |
| 7      | NC       |      |                                |             |                  |            |  |
| 8      | VCC/AVCC |      |                                |             |                  |            |  |
| 9      | MODE     |      |                                |             |                  |            |  |
| 10     |          | P4_5 | <b>INTO</b>                    |             | RXD1             |            |  |
| 11     |          | P1_7 | INT10                          | CNTR00      |                  |            |  |
| 12     |          | P1_6 |                                |             | CLK0             |            |  |
| 13     |          | P1_5 | INT11                          | CNTR01      | RXD0             |            |  |
| 14     |          | P1_4 |                                |             | TXD0             |            |  |
| 15     | NC       |      |                                |             |                  |            |  |
| 16     |          | P1_3 | KI3                            | TZOUT       |                  | AN11       |  |
| 17     |          | P1_2 | KI2                            | CMP0_2      |                  | AN10       |  |
| 18     | NC       |      |                                |             |                  |            |  |
| 19     | NC       |      |                                |             |                  |            |  |
| 20     | VREF     | P4_2 |                                |             |                  |            |  |
| 21     | NC       |      |                                |             |                  |            |  |
| 22     |          | P1_1 | KI1                            | CMP0_1      |                  | AN9        |  |
| 23     |          | P1_0 | KI0                            | CMP0_0      |                  | AN8        |  |
| 24     |          | P3_3 | INT3                           | TCIN/CMP1_0 |                  |            |  |
| 25     |          | P3_4 |                                | CMP1_1      |                  |            |  |
| 26     |          | P3_5 |                                | CMP1_2      |                  |            |  |
| 27     |          | P3_7 |                                | CNTR0       | TXD1             |            |  |
| 28     | RESET    |      |                                |             |                  |            |  |

# 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.



## 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

# 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

## 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

## 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

### 3. Memory

# 3. Memory

## 3.1 R8C/18 Group


Figure 3.1 is a Memory Map of R8C/18 Group. The R8C/18 Group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM area is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.





| Address        | Register  | Symbol | After reset        |
|----------------|---|--------|--------------------|
| 0080h          | Timer Z Mode Register                           | TZMR   | 00h                |
| 0081h          |   |        |                    |
| 0082h          |   |        |                    |
| 0083h          |   |        |                    |
|                | Timer 7 Mayoform Output Control Degister        | PUM    | 00h                |
| 0084h          | Timer Z Waveform Output Control Register        | -      | 00h                |
| 0085h          | Prescaler Z Register                            | PREZ   | FFh                |
| 0086h          | Timer Z Secondary Register                      | TZSC   | FFh                |
| 0087h          | Timer Z Primary Register                        | TZPR   | FFh                |
| 0088h          |   |        |                    |
| 0089h          |   |        |                    |
| 008Ah          | Timer Z Output Control Register                 | TZOC   | 00h                |
| 008Bh          | Timer X Mode Register                           | TXMR   | 00h                |
| 008Ch          | Prescaler X Register                            | PREX   | FFh                |
| 008Dh          | Timer X Register                                | ТХ     | FFh                |
| 008Eh          | Timer Count Source Setting Register             | TCSS   | 00h                |
| 008Fh          |   |        |                    |
| 0090h          | Timer C Register                                | тс     | 00h                |
| 0091h          |   |        | 00h                |
| 0092h          |   |        | 0011               |
| 0092h          |   |        | <u> </u>           |
| 0093h<br>0094h |   |        |                    |
|                |   |        | <u> </u>           |
| 0095h          | Estemal land English Deviator                   |        | 0.01               |
| 0096h          | External Input Enable Register                  | INTEN  | 00h                |
| 0097h          |   |        |                    |
| 0098h          | Key Input Enable Register                       | KIEN   | 00h                |
| 0099h          |   |        |                    |
| 009Ah          | Timer C Control Register 0                      | TCC0   | 00h                |
| 009Bh          | Timer C Control Register 1                      | TCC1   | 00h                |
| 009Ch          | Capture, Compare 0 Register                     | TM0    | 00h                |
| 009Dh          |   |        | 00h <sup>(2)</sup> |
| 009Eh          | Compare 1 Register                              | TM1    | FFh                |
| 009Fh          |   |        | FFh                |
| 00A0h          | UART0 Transmit/Receive Mode Register            | U0MR   | 00h                |
| 00A1h          | UARTO Bit Rate Register                         | U0BRG  | XXh                |
| 00A2h          | UARTO Transmit Buffer Register                  | UOTB   | XXh                |
| 00A2h          |   | 0018   | XXh                |
|                | LIADTO Terrereit/Decesion Operator I Decister 0 | 11000  |                    |
| 00A4h          | UARTO Transmit/Receive Control Register 0       | U0C0   | 00001000b          |
| 00A5h          | UARTO Transmit/Receive Control Register 1       | U0C1   | 00000010b          |
| 00A6h          | UART0 Receive Buffer Register                   | UORB   | XXh                |
| 00A7h          |   |        | XXh                |
| 00A8h          | UART1 Transmit/Receive Mode Register            | U1MR   | 00h                |
| 00A9h          | UART1 Bit Rate Register                         | U1BRG  | XXh                |
| 00AAh          | UART1 Transmit Buffer Register                  | U1TB   | XXh                |
| 00ABh          |   |        | XXh                |
| 00ACh          | UART1 Transmit/Receive Control Register 0       | U1C0   | 00001000b          |
| 00ADh          | UART1 Transmit/Receive Control Register 1       | U1C1   | 00000010b          |
| 00AEh          | UART1 Receive Buffer Register                   | U1RB   | XXh                |
| 00AFh          | Ť   |        | XXh                |
|                | UART Transmit/Receive Control Register 2        | UCON   | 00h                |
| 00B1h          |   |        |                    |
| 00B2h          |   | +      |                    |
| 00B3h          |   |        |                    |
| 00B3h          |   |        |                    |
| 00B4n          |   |        |                    |
| 00B5h          |   |        |                    |
|                |   | ļ      |                    |
| 00B7h          |   |        |                    |
| 00B8h          |   |        |                    |
| 00B9h          |   |        |                    |
| 00BAh          |   |        |                    |
| 00BBh          |   |        |                    |
| 00BCh          |   |        |                    |
| 00BDh          |   |        | 1                  |
| 00BEh          |   |        | 1                  |
| 00BFh          |   | 1      |                    |
| L              | 1   | 1      |                    |

#### SFR Information (3)<sup>(1)</sup> Table 4.3

X: Undefined

NOTES:

The blank regions are reserved. Do not access locations in these regions.
 When the output compare mode is selected (the TCC13 bit in the TCC1 register = 1), the value is set to FFFF16.

| Addroop          | Pagintar                                | Symbol    | After react                            |
|------------------|---|-----------|--|
| Address<br>00C0h | Register<br>A/D Register                | AD        | After reset<br>XXh                     |
| 00C011           |   | AD        | ~~!!                                   |
| 00C2h            |   |           |  |
| 00C3h            |   |           |  |
| 00C4h            |   |           |  |
| 00C5h            |   |           |  |
| 00C6h            |   |           |  |
| 00C7h            |   |           |  |
| 00C8h            |   |           |  |
| 00C9h            |   |           |  |
| 00CAh            |   |           |  |
| 00CBh            |   |           |  |
| 00CCh            |   |           |  |
| 00CDh            |   |           |  |
| 00CEh            |   |           |  |
| 00CFh            |   |           |  |
| 00D0h            |   |           |  |
| 00D1h<br>00D2h   |   |           |  |
| 00D2h<br>00D3h   |   |           |  |
| 00D3h<br>00D4h   | A/D Control Register 2                  | ADCON2    | 00h                                    |
| 00D4n            |   | , 10001N2 | 0011                                   |
| 00D6h            | A/D Control Register 0                  | ADCON0    | 00000XXXb                              |
| 00D7h            | A/D Control Register 1                  | ADCON1    | 00000000000000000000000000000000000000 |
| 00D8h            |   |           |  |
| 00D9h            |   |           |  |
| 00DAh            |   |           |  |
| 00DBh            |   |           |  |
| 00DCh            |   |           |  |
| 00DDh            |   |           |  |
| 00DEh            |   |           |  |
| 00DFh            |   |           |  |
| 00E0h            |   | <b>.</b>  | × × ×                                  |
| 00E1h            | Port P1 Register                        | P1        | XXh                                    |
| 00E2h            | Dest D4 Dissettion De sigter            | 004       | 0.0h                                   |
| 00E3h<br>00E4h   | Port P1 Direction Register              | PD1       | 00h                                    |
| 00E4h            | Port P3 Register                        | P3        | XXh                                    |
| 00E6h            | Forregister                             | гJ        | ~~!!                                   |
| 00E7h            | Port P3 Direction Register              | PD3       | 00h                                    |
| 00E8h            | Port P4 Register                        | P4        | XXh                                    |
| 00E9h            | · · · · · · · · · · · · · · · · · · ·   |           |  |
| 00EAh            | Port P4 Direction Register              | PD4       | 00h                                    |
| 00EBh            | -                                       |           |  |
| 00ECh            |   |           |  |
| 00EDh            |   |           |  |
| 00EEh            |   |           |  |
| 00EFh            |   |           |  |
| 00F0h            |   |           |  |
| 00F1h            |   |           |  |
| 00F2h            |   |           |  |
| 00F3h<br>00F4h   |   |           |  |
| 00F4h<br>00F5h   |   |           |  |
| 00F6h            |   |           | +                                      |
| 00F7h            |   |           |  |
| 00F8h            |   |           |  |
| 00F9h            |   |           |  |
| 00FAh            |   |           |  |
| 00FBh            |   |           |  |
| 00FCh            | Pull-Up Control Register 0              | PUR0      | 00XX0000b                              |
| 00FDh            | Pull-Up Control Register 1              | PUR1      | XXXXXX0Xb                              |
| 00FEh            | Port P1 Drive Capacity Control Register | DRR       | 00h                                    |
| 00FFh            | Timer C Output Control Register         | TCOUT     | 00h                                    |
|                  |   |           |  |
| 01B3h            | Flash Memory Control Register 4         | FMR4      | 0100000b                               |
| 01B4h            | Elech Memory Control Desister 4         |           | 1000000Xh                              |
| 01B5h<br>01B6h   | Flash Memory Control Register 1         | FMR1      | 1000000Xb                              |
| 01B6h<br>01B7h   | Flash Memory Control Register 0         | FMR0      | 0000001b                               |
|                  | I IASH METHOLY CUITEUL REGISTER U       |           | 00000010                               |
| 0FFFFh           | Optional Function Select Register       | OFS       | (Note 2)                               |
| 011111           |   | 0.0       | (11010 2)                              |

#### SFR Information (4)<sup>(1)</sup> Table 4.4

X: Undefined

NOTES:

The blank regions, 0100h to 01B2h and 01B8h to 02FFh are all reserved. Do not access locations in these regions.
 The OFS register cannot be changed by a program. Use a flash programmer to write to it.

| Table 5.3 | <b>Comparator Characteristics</b> |
|-----------|-----------------------------------|
|-----------|-----------------------------------|

| Symbol | Symbol Parameter   | Conditions                       |      | Unit |      |      |
|--------|--|----------------------------------|------|------|------|------|
| Symbol |  |                                  | Min. | Тур. | Max. | Unit |
| -      | Resolution   |                                  | -    | -    | 1    | Bit  |
| -      | Absolute accuracy  | $\phi AD = 10 \text{ MHz}^{(3)}$ | -    | -    | ±20  | mV   |
| tconv  | Conversion time  | $\phi AD = 10 \text{ MHz}^{(3)}$ | 1    | -    | -    | μs   |
| Vref   | Reference voltage  |                                  | 0    | -    | AVcc | V    |
| Via    | Analog input voltage   |                                  | 0    | -    | AVcc | V    |
| -      | Comparator conversion operating clock frequency <sup>(2)</sup> |                                  | 1    | _    | 10   | MHz  |

NOTES:

- Vcc = 2.7 to 5.5 V at Topr = -20 to 85 °C / -40 to 85 °C, unless otherwise specified.
   If f1 exceeds 10 MHz, divided f1 and ensure the comparator conversion operating clock frequency (\$\phiAD\$) is 10 MHz or below.
- 3. If AVcc is less than 4.2 V, divided f1 and ensure the comparator conversion operating clock frequency ( $\phi$ AD) is f1/2 or below.




Figure 5.1 Port P1, P3, and P4 Measurement Circuit

| Symbol     | Parameter  | Conditions                  |                       | Unit |                            |       |
|------------|--|-----------------------------|-----------------------|------|----------------------------|-------|
| Symbol     | Falameter  | Conditions                  |                       | Тур. | Max.                       | Unit  |
| -          | Program/erase endurance <sup>(2)</sup>                                 |                             | 10,000 <sup>(3)</sup> | -    | -                          | times |
| _          | Byte program time (Program/erase endurance $\leq$ 1,000 times)         |                             | -                     | 50   | 400                        | μS    |
| _          | Byte program time<br>(Program/erase endurance > 1,000 times)           |                             | _                     | 65   | _                          | μS    |
| _          | Block erase time<br>(Program/erase endurance ≤ 1,000 times)            |                             | _                     | 0.2  | 9                          | S     |
| -          | Block erase time<br>(Program/erase endurance > 1,000 times)            |                             | _                     | 0.3  | _                          | S     |
| td(SR-SUS) | Time delay from suspend request until suspend                          |                             | -                     | _    | 97+CPU clock<br>× 6 cycles | μS    |
| -          | Interval from erase start/restart until<br>following suspend request   |                             | 650                   | _    | _                          | μS    |
| -          | Interval from program start/restart until<br>following suspend request |                             | 0                     | -    | _                          | ns    |
| -          | Time from suspend until program/erase restart                          |                             | -                     | -    | 3+CPU clock<br>× 4 cycles  | μS    |
| -          | Program, erase voltage   |                             | 2.7                   | -    | 5.5                        | V     |
| -          | Read voltage   |                             | 2.7                   | -    | 5.5                        | V     |
| -          | Program, erase temperature   |                             | -20 <sup>(8)</sup>    | -    | 85                         | °C    |
| -          | Data hold time <sup>(9)</sup>  | Ambient temperature = 55 °C | 20                    | -    | -                          | year  |

### Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics

NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85 °C / -40 to 85 °C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

- 4. If emergency processing is required, a suspend request can be generated independent of this characteristic. In that case the normal time delay to suspend can be applied to the request. However, we recommend that a suspend request with an interval of less than 650 μs is only used once because, if the suspend state continues, erasure cannot operate and the incidence of erasure error rises.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring programming/erasure failure rate information should contact their Renesas technical support representative.
- 8. -40 °C for D version.
- 9. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Transition Time to Suspend

| Symbol          | Parameter   | Condition  | Standard |      | Unit  |    |
|-----------------|---|--|----------|------|-------|----|
|                 |   |  | Min.     | Тур. | Max.  |    |
| Vpor2           | Power-on reset valid voltage  | $\text{-}20^\circ C \leq Topr \leq 85^\circ C$   | -        | -    | Vdet1 | V  |
| tw(Vpor2-Vdet1) | Supply voltage rising time when power-on reset is deasserted <sup>(1)</sup> | $\label{eq:constraint} \begin{array}{l} -20^\circ C \leq Topr \leq 85^\circ C, \\ t_{w(por2)} \geq 0s^{(3)} \end{array}$ | -        | -    | 100   | ms |

### Table 5.8 Reset Circuit Electrical Characteristics (When Using Voltage Monitor 1 Reset)

NOTES:

1. This condition is not applicable when using with  $Vcc \ge 1.0 V$ .

2. When turning power on after the time to hold the external power below effective voltage (Vpor1) exceeds10 s, refer to Table 5.9 Reset Circuit Electrical Characteristics (When Not Using Voltage Monitor 1 Reset).

3. tw(por2) is the time to hold the external power below effective voltage (Vpor2).


### Table 5.9 Reset Circuit Electrical Characteristics (When Not Using Voltage Monitor 1 Reset)


| Symbol          | Parameter  | Condition   | Standard |      |      | Unit |
|-----------------|--|---|----------|------|------|------|
|                 |  |   | Min.     | Тур. | Max. |      |
| Vpor1           | Power-on reset valid voltage                                 | $-20^\circ C \le Topr \le 85^\circ C$   | -        | -    | 0.1  | V    |
| tw(Vpor1-Vdet1) | Supply voltage rising time when power-on reset is deasserted | $\begin{array}{l} 0^{\circ}C\leq Topr\leq 85^{\circ}C,\\ tw(por1)\geq 10\ s^{(2)} \end{array}$  | -        | -    | 100  | ms   |
| tw(Vpor1-Vdet1) | Supply voltage rising time when power-on reset is deasserted | $\label{eq:constraint} \begin{array}{l} -20^\circ C \leq \mbox{Topr} < 0^\circ C, \\ t_{w(\mbox{por1})} \geq 30 \ s^{(2)} \end{array}$  | -        | -    | 100  | ms   |
| tw(Vpor1-Vdet1) | Supply voltage rising time when power-on reset is deasserted | $\label{eq:constraint} \begin{array}{l} -20^\circ C \leq \mbox{Topr} < 0^\circ C, \\ \mbox{tw(por1)} \geq 10 \ s^{(2)} \end{array}$     | -        | -    | 1    | ms   |
| tw(Vpor1-Vdet1) | Supply voltage rising time when power-on reset is deasserted | $\label{eq:constraint} \begin{array}{l} 0^\circ C \leq \mbox{Topr} \leq 85^\circ C, \\ t_{w(\mbox{por}1)} \geq 1 \ s^{(2)} \end{array}$ | _        | -    | 0.5  | ms   |

NOTES:

1. When not using voltage monitor 1, use with Vcc  $\ge$  2.7 V.

2. tw(por1) is the time to hold the external power below effective voltage (Vpor1).





| Symbol  | Parameter                              |   | Condition              |               | Standard  |      |      | Unit |
|---------|--|---|------------------------|---------------|-----------|------|------|------|
| Symbol  | Fala                                   | Parameter   |                        | Condition     |           | Тур. | Max. | Unit |
| Vон     | Output "H" voltage                     | Except Xout   | Іон = -5 mA            |               | Vcc - 2.0 | -    | Vcc  | V    |
|         |  |   | Іон = -200 μА          |               | Vcc - 0.3 | -    | Vcc  | V    |
|         |  | Xout  | Drive capacity<br>HIGH | Iон = -1 mA   | Vcc - 2.0 | _    | Vcc  | V    |
|         |  |   | Drive capacity<br>LOW  | Іон = -500 μА | Vcc - 2.0 | _    | Vcc  | V    |
| Vol     | Output "L" voltage                     | Except P1_0 to  | lo∟ = 5 mA             |               | -         | -    | 2.0  | V    |
|         |  | Р1_3, Хоит  | IOL = 200 μA           |               | -         | -    | 0.45 | V    |
|         |  | P1_0 to P1_3  | Drive capacity<br>HIGH | IOL = 15 mA   | -         | _    | 2.0  | V    |
|         |  |   | Drive capacity<br>LOW  | IOL = 5 mA    | -         | _    | 2.0  | V    |
|         |  |   | Drive capacity<br>LOW  | IOL = 200 μA  | -         | _    | 0.45 | V    |
|         |  | Xout  | Drive capacity<br>HIGH | IOL = 1 mA    | -         | -    | 2.0  | V    |
|         |  |   | Drive capacity<br>LOW  | IOL = 500 μA  | -         | -    | 2.0  | V    |
| VT+-VT- | Hysteresis                             | INT0,         INT1,         INT2,           INT3,         KI0,         KI1,         KI2,           KI3,         CNTR0,         CNTR1,         TCIN,           RXD0         KI0,         KI0,         KI0, |                        |               | 0.2       | -    | 1.0  | V    |
|         |  | RESET   |                        |               | 0.2       | -    | 2.2  | V    |
| Ін      | Input "H" current                      |   | VI = 5 V               |               | _         | _    | 5.0  | μA   |
| lı∟     | Input "L" current                      |   | VI = 0 V               |               | -         | _    | -5.0 | μΑ   |
| RPULLUP | Pull-up resistance                     |   | VI = 0 V               |               | 30        | 50   | 167  | kΩ   |
| Rfxin   | Feedback resistance XIN                |   |                        |               | _         | 1.0  | -    | MΩ   |
| fring-s | Low-speed on-chip oscillator frequency |   |                        |               | 40        | 125  | 250  | kHz  |
| Vram    | RAM hold voltage                       |   | During stop mode       | •             | 2.0       | -    | -    | V    |

## Table 5.12 Electrical Characteristics (1) [Vcc = 5 V]

NOTE:

1. Vcc = 4.2 to 5.5 V at Topr = -20 to 85 °C / -40 to 85 °C, f(XIN) = 20 MHz, unless otherwise specified.

| Symbol | Parameter  | Condition                                   |   | Standard |      |      | Unit |
|--------|--|---|---|----------|------|------|------|
|        |  |   |   | Min.     | Тур. | Max. | Unit |
| Icc    | Power supply current<br>(Vcc = 3.3 to 5.5 V)<br>Single-chip mode,<br>output pins are open, | High-speed<br>mode                          | XIN = 20 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division   | _        | 9    | 15   | mA   |
|        | other pins are Vss,<br>comparator is<br>stopped  |   | XIN = 16 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division   | _        | 8    | 14   | mA   |
|        |  |   | XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division   |          | 5    | _    | mA   |
|        |  | Medium-<br>speed mode                       | XIN = 20 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8   | _        | 4    | _    | mA   |
|        |  |   | XIN = 16 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8   | _        | 3    | _    | mA   |
|        |  |   | XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8   | -        | 2    | _    | mA   |
|        |  | High-speed<br>on-chip<br>oscillator<br>mode | Main clock off<br>High-speed on-chip oscillator on = 8 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>No division  | _        | 4    | 8    | mA   |
|        |  |   | Main clock off<br>High-speed on-chip oscillator on = 8 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8  | -        | 1.5  | _    | mA   |
|        |  | Low-speed<br>on-chip<br>oscillator<br>mode  | Main clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8<br>FMR47 = 1  | _        | 110  | 300  | μA   |
|        |  | Wait mode                                   | Main clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock operation<br>VCA27 = VCA26 = 0 | _        | 40   | 80   | μΑ   |
|        |  | Wait mode                                   | Main clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock off<br>VCA27 = VCA26 = 0       | _        | 38   | 76   | μA   |
|        |  | Stop mode                                   | Main clock off, Topr = 25 °C<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1<br>Peripheral clock off<br>VCA27 = VCA26 = 0                              | _        | 0.8  | 3.0  | μA   |

# Table 5.13Electrical Characteristics (2) [Vcc = 5 V] (Topr = -40 to 85 °C, unless otherwise specified.)

| Symbol | Parameter  | Condition                                   |   | Standard |      |      | Unit |
|--------|--|---|---|----------|------|------|------|
|        |  |   |   | Min.     | Тур. | Max. | 5    |
| Icc    | Power supply current<br>(Vcc = 2.7 to 3.3 V)<br>Single-chip mode,<br>output pins are open, | High-speed<br>mode                          | XIN = 20 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division   | _        | 8    | 13   | mA   |
|        | other pins are Vss,<br>comparator is<br>stopped  |   | XIN = 16 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division   | _        | 7    | 12   | mA   |
|        |  |   | XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division   | _        | 5    | _    | mA   |
|        |  | Medium-<br>speed mode                       | XIN = 20 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8   | _        | 3    | _    | mA   |
|        |  |   | XIN = 16 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8   | - 1.6    | 2.5  | -    | mA   |
|        |  |   | XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8   | _        | 1.6  | _    | mA   |
|        |  | High-speed<br>on-chip<br>oscillator<br>mode | Main clock off<br>High-speed on-chip oscillator on = 8 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>No division  | _        | 3.5  | 7.5  | mA   |
|        |  |   | Main clock off<br>High-speed on-chip oscillator on = 8 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8  | _        | 1.5  | _    | mA   |
|        |  | Low-speed<br>on-chip<br>oscillator<br>mode  | Main clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8<br>FMR47 = 1  | _        | 100  | 280  | μΑ   |
|        |  | Wait mode                                   | Main clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock operation<br>VCA27 = VCA26 = 0 | _        | 37   | 74   | μΑ   |
|        |  | Wait mode                                   | Main clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock off<br>VCA27 = VCA26 = 0       |          | 35   | 70   | μΑ   |
|        |  | Stop mode                                   | Main clock off, Topr = 25 °C<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1<br>Peripheral clock off<br>VCA27 = VCA26 = 0                              | _        | 0.7  | 3.0  | μΑ   |

## Table 5.20 Electrical Characteristics (4) [Vcc = 3V] (Topr = -40 to 85 °C, unless otherwise specified.)

#### **Table 5.24** Serial Interface

| Symbol   | Parameter              |      | Standard |      |  |
|----------|------------------------|------|----------|------|--|
|          | Parameter              | Min. | Max.     | Unit |  |
| tc(CK)   | CLKi input cycle time  | 300  | -        | ns   |  |
| tw(CKH)  | CLKi input "H" width   | 150  | -        | ns   |  |
| tW(CKL)  | CLKi input "L" width   | 150  | -        | ns   |  |
| td(C-Q)  | TXDi output delay time | -    | 80       | ns   |  |
| th(C-Q)  | TXDi hold time         | 0    | -        | ns   |  |
| tsu(D-C) | RXDi input setup time  | 70   | -        | ns   |  |
| th(C-D)  | RXDi input hold time   | 90   | -        | ns   |  |

i = 0 or 1




Figure 5.12 Serial Interface Timing Diagram when Vcc = 3 V


#### Table 5.25 External Interrupt INT0 Input

| Symbol  | Parameter            |                    | Standard |      |  |
|---------|----------------------|--------------------|----------|------|--|
| Symbol  |                      |                    | Max.     | Unit |  |
| tw(INH) | INT0 input "H" width | 380 <sup>(1)</sup> | -        | ns   |  |
| tw(INL) | INTO input "L" width | 380(2)             | I        | ns   |  |

NOTES:


1. When selecting the digital filter by the INTO input filter select bit, use an INTO input HIGH width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.


2. When selecting the digital filter by the INTO input filter select bit, use an INTO input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.



External Interrupt INTO Input Timing Diagram when Vcc = 3 V Figure 5.13

# **Package Dimensions**





# **REVISION HISTORY**

# R8C/18 Group, R8C/19 Group Datasheet

| Rev. Date |              |      | Description   |  |
|-----------|--------------|------|---|--|
|           |              | Page | Summary   |  |
| 0.10      | Nov 15, 2004 | -    | First Edition issued  |  |
| 0.20      | Jan 11, 2005 | 5, 6 | Tables 1.3 and 1.4: The date updated  |  |
| 0.21      | Apr 04, 2005 | 2, 3 | Tables 1.1 and 1.2: Partly revised  |  |
|           |              | 4    | Figure 1.1: Partly revised  |  |
|           |              | 5, 6 | Tables 1.3 and 1.4: Partly revised  |  |
|           |              | 5, 6 | Figure 1.2 and 1.3: Partly revised  |  |
|           |              | 7, 8 | Figure 1.4 and 1.5: Partly revised  |  |
|           |              | 10   | Table 1.6: Partly revised   |  |
|           |              | 16   | Table 4.1: Partly revised   |  |
|           |              | 17   | Table 4.2: Partly revised   |  |
|           |              | 18   | Table 4.3: Partly revised   |  |
|           |              | 20   | Package Dimensions are revised  |  |
| 1.00      | May 27, 2005 | 5, 6 | Tables 1.3 and 1.4: Partly revised  |  |
|           |              | 9    | Table 1.5: Partly revised   |  |
|           |              | 25   | Table 5.9: Revised  |  |
|           |              | 26   | Table 5.10: Partly revised  |  |
|           |              | 28   | Table 5.13: Partly revised  |  |
|           |              | 32   | Table 5.20: Partly revised  |  |
| 1.10      | Jun 09, 2005 | 26   | Table 5.10: Partly revised  |  |
| 1.20      | Nov 01, 2005 | 3    | Table 1.2 Performance Outline of the R8C/19 Group;Flash Memory: (Data area) $\rightarrow$ (Data flash)(Program area) $\rightarrow$ (Program ROM) revised      |  |
|           |              | 4    | Figure 1.1 Block Diagram;<br>"Peripheral Function" added,<br>"System Clock Generation" → "System Clock Generator" revised                                     |  |
|           |              | 6    | Table 1.4 Product Information of R8C/19 Group;<br>ROM capacity: "Program area" $\rightarrow$ "Program ROM",<br>"Data area" $\rightarrow$ "Data flash" revised |  |
|           |              | 9    | Table 1.5 Pin Description;<br>Power Supply Input: "VCC/AVCC" → "VCC",<br>"VSS/AVSS" → "VSS" revised<br>Analog Power Supply Input: added                       |  |
|           |              | 11   | Figure 2.1 CPU Register;<br>"Reserved Area" → "Reserved Bit" revised  |  |
|           |              | 13   | 2.8.10 Reserved Area;<br>"Reserved Area" → "Reserved Bit" revised   |  |
|           |              | 15   | 3.2 R8C/19 Group, Figure 3.2 Memory Map of R8C/19 Group;<br>"Data area" $\rightarrow$ "Data flash",<br>"Program area" $\rightarrow$ "Program ROM" revised     |  |

# Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials
  1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
  2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
  3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
  The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to

- Nonine page (intp://www.renessas.com).
  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or ther loss resulting from the information contained herein.
  5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



#### **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

#### http://www.renesas.com