

Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?


"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | 8051  |
| Core Size                  | 8-Bit   |
| Speed                      | 24MHz   |
| Connectivity               | SPI, UART/USART   |
| Peripherals                | WDT   |
| Number of I/O              | 32  |
| Program Memory Size        | 12KB (12K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 256 x 8   |
| Voltage - Supply (Vcc/Vdd) | 4V ~ 6V   |
| Data Converters            | -   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 44-TQFP   |
| Supplier Device Package    | 44-TQFP (10x10)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/at89s53-24ai">https://www.e-xfl.com/product-detail/microchip-technology/at89s53-24ai</a> |

# Pin Configurations



## Pin Description

**VCC**  
Supply voltage.

**GND**  
Ground.


**Port 0**  
Port 0 is an 8-bit open drain bidirectional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance inputs.

Port 0 can also be configured to be the multiplexed low-order address/data bus during accesses to external program and data memory. In this mode, P0 has internal pullups.

Port 0 also receives the code bytes during Flash programming and outputs the code bytes during program verification. External pullups are required during program verification.

**Port 1**  
Port 1 is an 8-bit bidirectional I/O port with internal pullups. The Port 1 output buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins, they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current ( $I_{IL}$ ) because of the internal pullups.

Block Diagram



Some Port 1 pins provide additional functions. P1.0 and P1.1 can be configured to be the timer/counter 2 external count input (P1.0/T2) and the timer/counter 2 trigger input (P1.1/T2EX), respectively.

## Pin Description

Furthermore, P1.4, P1.5, P1.6, and P1.7 can be configured as the SPI slave port select, data input/output and shift clock input/output pins as shown in the following table.

| Port Pin | Alternate Functions   |
|----------|---|
| P1.0     | T2 (external count input to Timer/Counter 2), clock-out             |
| P1.1     | T2EX (Timer/Counter 2 capture/reload trigger and direction control) |
| P1.4     | $\overline{SS}$ (Slave port select input)                           |
| P1.5     | MOSI (Master data output, slave data input pin for SPI channel)     |
| P1.6     | MISO (Master data input, slave data output pin for SPI channel)     |
| P1.7     | SCK (Master clock output, slave clock input pin for SPI channel)    |

Port 1 also receives the low-order address bytes during Flash programming and verification.

### Port 2

Port 2 is an 8-bit bidirectional I/O port with internal pullups. The Port 2 output buffers can sink/source four TTL inputs. When 1s are written to Port 2 pins, they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current ( $I_{IL}$ ) because of the internal pullups.

Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR). In this application, Port 2 uses strong internal pullups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Special Function Register.

Port 2 also receives the high-order address bits and some control signals during Flash programming and verification.

### Port 3

Port 3 is an 8 bit bidirectional I/O port with internal pullups. The Port 3 output buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins, they are pulled high by the internal pullups and can be used as inputs. As inputs,

Port 3 pins that are externally being pulled low will source current ( $I_{IL}$ ) because of the pullups.

Port 3 also serves the functions of various special features of the AT89S53, as shown in the following table.

Port 3 also receives some control signals for Flash programming and verification.

| Port Pin | Alternate Functions                                 |
|----------|---|
| P3.0     | RXD (serial input port)                             |
| P3.1     | TXD (serial output port)                            |
| P3.2     | $\overline{INT0}$ (external interrupt 0)            |
| P3.3     | $\overline{INT1}$ (external interrupt 1)            |
| P3.4     | T0 (timer 0 external input)                         |
| P3.5     | T1 (timer 1 external input)                         |
| P3.6     | $\overline{WR}$ (external data memory write strobe) |
| P3.7     | $\overline{RD}$ (external data memory read strobe)  |

### RST

Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device.

### ALE/PROG

Address Latch Enable is an output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG) during Flash programming.

In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external data memory.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.

### PSEN

Program Store Enable is the read strobe to external program memory.

When the AT89S53 is executing code from external program memory,  $\overline{PSEN}$  is activated twice each machine cycle, except that two  $\overline{PSEN}$  activations are skipped during each access to external data memory.

## $\overline{EA}/V_{PP}$

External Access Enable.  $\overline{EA}$  must be strapped to GND in order to enable the device to fetch code from external program memory locations starting at 0000H up to FFFFH. Note, however, that if lock bit 1 is programmed,  $\overline{EA}$  will be internally latched on reset.

$\overline{EA}$  should be strapped to  $V_{CC}$  for internal program executions. This pin also receives the 12-volt programming

enable voltage ( $V_{PP}$ ) during Flash programming when 12-volt programming is selected.

## XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

## XTAL2

Output from the inverting oscillator amplifier.

**Table 1.** AT89S53 SFR Map and Reset Values

|      |                   |                   |                    |                    |                  |                  |                  |                  |      |
|------|-------------------|-------------------|--------------------|--------------------|------------------|------------------|------------------|------------------|------|
| 0F8H |                   |                   |                    |                    |                  |                  |                  |                  | 0FFH |
| 0F0H | B<br>00000000     |                   |                    |                    |                  |                  |                  |                  | 0F7H |
| 0E8H |                   |                   |                    |                    |                  |                  |                  |                  | 0EFH |
| 0E0H | ACC<br>00000000   |                   |                    |                    |                  |                  |                  |                  | 0E7H |
| 0D8H |                   |                   |                    |                    |                  |                  |                  |                  | 0DFH |
| 0D0H | PSW<br>00000000   |                   |                    |                    |                  | SPCR<br>000001XX |                  |                  | 0D7H |
| 0C8H | T2CON<br>00000000 | T2MOD<br>XXXXXX00 | RCAP2L<br>00000000 | RCAP2H<br>00000000 | TL2<br>00000000  | TH2<br>00000000  |                  |                  | 0CFH |
| 0C0H |                   |                   |                    |                    |                  |                  |                  |                  | 0C7H |
| 0B8H | IP<br>XX000000    |                   |                    |                    |                  |                  |                  |                  | 0BFH |
| 0B0H | P3<br>11111111    |                   |                    |                    |                  |                  |                  |                  | 0B7H |
| 0A8H | IE<br>0X000000    |                   | SPSR<br>00XXXXXX   |                    |                  |                  |                  |                  | 0AFH |
| 0A0H | P2<br>11111111    |                   |                    |                    |                  |                  |                  |                  | 0A7H |
| 98H  | SCON<br>00000000  | SBUF<br>XXXXXXXX  |                    |                    |                  |                  |                  |                  | 9FH  |
| 90H  | P1<br>11111111    |                   |                    |                    |                  |                  | WCON<br>00000010 |                  | 97H  |
| 88H  | TCON<br>00000000  | TMOD<br>00000000  | TL0<br>00000000    | TL1<br>00000000    | TH0<br>00000000  | TH1<br>00000000  |                  |                  | 8FH  |
| 80H  | P0<br>11111111    | SP<br>00000111    | DP0L<br>00000000   | DP0H<br>00000000   | DP1L<br>00000000 | DP1H<br>00000000 | SPDR<br>XXXXXXXX | PCON<br>0XXX0000 | 87H  |

**Table 3.** WCON—Watchdog Control Register

|                    |     |     |     |          |                          |     |        |       |
|--------------------|-----|-----|-----|----------|--------------------------|-----|--------|-------|
| WCON Address = 96H |     |     |     |          | Reset Value = 0000 0010B |     |        |       |
|                    | PS2 | PS1 | PS0 | reserved | reserved                 | DPS | WDTRST | WDTEN |
| Bit                | 7   | 6   | 5   | 4        | 3                        | 2   | 1      | 0     |

| Symbol            | Function  |
|-------------------|---|
| PS2<br>PS1<br>PS0 | Prescaler Bits for the Watchdog Timer. When all three bits are set to “0”, the watchdog timer has a nominal period of 16 ms. When all three bits are set to “1”, the nominal period is 2048 ms.   |
| DPS               | Data Pointer Register Select. DPS = 0 selects the first bank of Data Pointer Register, DP0, and DPS = 1 selects the second bank, DP1  |
| WDTRST            | Watchdog Timer Reset. Each time this bit is set to “1” by user software, a pulse is generated to reset the watchdog timer. The WDTRST bit is then automatically reset to “0” in the next instruction cycle. The WDTRST bit is Write-Only. |
| WDTEN             | Watchdog Timer Enable Bit. WDTEN = 1 enables the watchdog timer and WDTEN = 0 disables the watchdog timer.  |

**SPI Registers** Control and status bits for the Serial Peripheral Interface are contained in registers SPCR (shown in Table 4) and SPSR (shown in Table 5). The SPI data bits are contained in the SPDR register. Writing the SPI data register during serial data transfer sets the Write Collision bit, WCOL, in the SPSR register. The SPDR is double buffered for writing and the values in SPDR are not changed by Reset.

**Interrupt Registers** The global interrupt enable bit and the individual interrupt enable bits are in the IE register. In addition, the individual interrupt enable bit for the SPI is in the SPCR register. Two priorities can be set for each of the six interrupt sources in the IP register.

**Dual Data Pointer Registers** To facilitate accessing external data memory, two banks of 16-bit Data Pointer Registers are provided: DP0 at SFR address locations 82H-83H and DP1 at 84H-85H. Bit DPS = 0 in SFR WCON selects DP0 and DPS = 1 selects DP1. The user should always initialize the DPS bit to the appropriate value before accessing the respective Data Pointer register.

**Power Off Flag** The Power Off Flag (POF) is located at bit\_4 (PCON.4) in the PCON SFR. POF is set to “1” during power up. It can be set and reset under software control and is not affected by RESET.

**Table 4. SPCR—SPI Control Register**

|                    |      |     |      |      |                          |      |      |      |
|--------------------|------|-----|------|------|--------------------------|------|------|------|
| SPCR Address = D5H |      |     |      |      | Reset Value = 0000 01XXB |      |      |      |
| Bit                | SPIE | SPE | DORD | MSTR | CPOL                     | CPHA | SPR1 | SPR0 |
| 7                  | 6    | 5   | 4    | 3    | 2                        | 1    | 0    |      |

| Symbol       | Function  |
|--------------|---|
| SPIE         | SPI Interrupt Enable. This bit, in conjunction with the ES bit in the IE register, enables SPI interrupts: SPIE = 1 and ES = 1 enable SPI interrupts. SPIE = 0 disables SPI interrupts.   |
| SPE          | SPI Enable. SPI = 1 enables the SPI channel and connects $\overline{SS}$ , MOSI, MISO and SCK to pins P1.4, P1.5, P1.6, and P1.7. SPI = 0 disables the SPI channel.   |
| DORD         | Data Order. DORD = 1 selects LSB first data transmission. DORD = 0 selects MSB first data transmission.   |
| MSTR         | Master/Slave Select. MSTR = 1 selects Master SPI mode. MSTR = 0 selects Slave SPI mode.   |
| CPOL         | Clock Polarity. When CPOL = 1, SCK is high when idle. When CPOL = 0, SCK of the master device is low when not transmitting. Please refer to figure on SPI Clock Phase and Polarity Control.   |
| CPHA         | Clock Phase. The CPHA bit together with the CPOL bit controls the clock and data relationship between master and slave. Please refer to figure on SPI Clock Phase and Polarity Control.   |
| SPR0<br>SPR1 | SPI Clock Rate Select. These two bits control the SCK rate of the device configured as master. SPR1 and SPR0 have no effect on the slave. The relationship between SCK and the oscillator frequency, $F_{OSC}$ , is as follows:<br>$SPR1SPR0SCK = F_{OSC}$ , divided by<br>0 0 4<br>0 1 16<br>1 0 64<br>1 1 128 |

**Table 5. SPSR—SPI Status Register Data Memory - RAM**

|                    |      |      |   |   |                          |   |   |   |
|--------------------|------|------|---|---|--------------------------|---|---|---|
| SPSR Address = AAH |      |      |   |   | Reset Value = 00XX XXXXB |   |   |   |
| Bit                | SPIF | WCOL | – | – | –                        | – | – | – |
| 7                  | 6    | 5    | 4 | 3 | 2                        | 1 | 0 |   |

| Symbol | Function  |
|--------|---|
| SPIF   | SPI Interrupt Flag. When a serial transfer is complete, the SPIF bit is set and an interrupt is generated if SPIE = 1 and ES = 1. The SPIF bit is cleared by reading the SPI status register with SPIF and WCOL bits set, and then accessing the SPI data register.   |
| WCOL   | Write Collision Flag. The WCOL bit is set if the SPI data register is written during a data transfer. During data transfer, the result of reading the SPDR register may be incorrect, and writing to it has no effect. The WCOL bit (and the SPIF bit) are cleared by reading the SPI status register with SPIF and WCOL set, and then accessing the SPI data register. |

**Table 6. SPDR—SPI Data Register**


|                    |      |      |      |      |                         |      |      |      |
|--------------------|------|------|------|------|-------------------------|------|------|------|
| SPDR Address = 86H |      |      |      |      | Reset Value = unchanged |      |      |      |
| Bit                | SPD7 | SPD6 | SPD5 | SPD4 | SPD3                    | SPD2 | SPD1 | SPD0 |
| 7                  | 6    | 5    | 4    | 3    | 2                       | 1    | 0    |      |

## Capture Mode

In the capture mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 is a 16-bit timer or counter which upon overflow sets bit TF2 in T2CON. This bit can then be used to generate an interrupt. If EXEN2 = 1, Timer 2 performs the same operation, but a 1-to-0 transition at external input T2EX also causes the

current value in TH2 and TL2 to be captured into RCAP2H and RCAP2L, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set. The EXF2 bit, like TF2, can generate an interrupt. The capture mode is illustrated in Figure 1.

**Figure 1.** Timer 2 in Capture Mode



## Auto-reload (Up or Down Counter)

Timer 2 can be programmed to count up or down when configured in its 16-bit auto-reload mode. This feature is invoked by the DCEN (Down Counter Enable) bit located in the SFR T2MOD (see Table 9). Upon reset, the DCEN bit is set to 0 so that timer 2 will default to count up. When DCEN is set, Timer 2 can count up or down, depending on the value of the T2EX pin.

Figure 2 shows Timer 2 automatically counting up when DCEN = 0. In this mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 counts up to 0FFFFH and then sets the TF2 bit upon overflow. The overflow also causes the timer registers to be reloaded with the 16-bit value in RCAP2H and RCAP2L. The values in RCAP2H and RCAP2L are preset by software. If EXEN2 = 1, a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at external input T2EX. This transition also sets the EXF2 bit. Both the TF2 and EXF2 bits can generate an interrupt if enabled.

Setting the DCEN bit enables Timer 2 to count up or down, as shown in Figure 3. In this mode, the T2EX pin controls the direction of the count. A logic 1 at T2EX makes Timer 2


count up. The timer will overflow at 0FFFFH and set the TF2 bit. This overflow also causes the 16-bit value in RCAP2H and RCAP2L to be reloaded into the timer registers, TH2 and TL2, respectively.

A logic 0 at T2EX makes Timer 2 count down. The timer underflows when TH2 and TL2 equal the values stored in RCAP2H and RCAP2L. The underflow sets the TF2 bit and causes 0FFFFH to be reloaded into the timer registers.

The EXF2 bit toggles whenever Timer 2 overflows or underflows and can be used as a 17th bit of resolution. In this operating mode, EXF2 does not flag an interrupt.



**Figure 2.** Timer 2 in Auto Reload Mode (DCEN = 0)



**Table 9.** T2MOD—Timer 2 Mode Control Register

|                      |   |   |   |   |   |                          |      |      |
|----------------------|---|---|---|---|---|--------------------------|------|------|
| T2MOD Address = 0C9H |   |   |   |   |   | Reset Value = XXXX XX00B |      |      |
| Not Bit Addressable  |   |   |   |   |   |                          |      |      |
| Bit                  | 7 | 6 | 5 | 4 | 3 | 2                        | T2OE | DCEN |
|                      | – | – | – | – | – | –                        | 1    | 0    |

| Symbol | Function  |
|--------|---|
| –      | Not implemented, reserved for future use.                                 |
| T2OE   | Timer 2 Output Enable bit.  |
| DCEN   | When set, this bit allows Timer 2 to be configured as an up/down counter. |

## Baud Rate Generator

Timer 2 is selected as the baud rate generator by setting TCLK and/or RCLK in T2CON (Table 2). Note that the baud rates for transmit and receive can be different if Timer 2 is used for the receiver or transmitter and Timer 1 is used for the other function. Setting RCLK and/or TCLK puts Timer 2 into its baud rate generator mode, as shown in Figure 4.

The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in Modes 1 and 3 are determined by Timer 2's overflow rate according to the following equation.

$$\text{Modes 1 and 3 Baud Rates} = \frac{\text{Timer 2 Overflow Rate}}{16}$$

The Timer can be configured for either timer or counter operation. In most applications, it is configured for timer operation ( $CP/\overline{T2} = 0$ ). The timer operation is different for Timer 2 when it is used as a baud rate generator. Normally, as a timer, it increments every machine cycle (at 1/12 the oscillator frequency). As a baud rate generator, however, it increments every state time (at 1/2 the oscillator frequency). The baud rate formula is given below.

$$\frac{\text{Modes 1 and 3}}{\text{Baud Rate}} = \frac{\text{Oscillator Frequency}}{32 \times [65536 - (\text{RCAP2H}, \text{RCAP2L})]}$$

where (RCAP2H, RCAP2L) is the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

Timer 2 as a baud rate generator is shown in Figure 4. This figure is valid only if RCLK or TCLK = 1 in T2CON. Note that a rollover in TH2 does not set TF2 and will not generate an interrupt. Note too, that if EXEN2 is set, a 1-to-0 transition in T2EX will set EXF2 but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Thus when Timer

2 is in use as a baud rate generator, T2EX can be used as an extra external interrupt.

Note that when Timer 2 is running (TR2 = 1) as a timer in the baud rate generator mode, TH2 or TL2 should not be read from or written to. Under these conditions, the Timer is incremented every state time, and the results of a read or write may not be accurate. The RCAP2 registers may be read but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

## Programmable Clock Out

A 50% duty cycle clock can be programmed to come out on P1.0, as shown in Figure 5. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed to input the external clock for Timer/Counter 2 or to output a 50% duty cycle clock ranging from 61 Hz to 4 MHz at a 16 MHz operating frequency.


To configure the Timer/Counter 2 as a clock generator, bit  $C/\overline{T2}$  (T2CON.1) must be cleared and bit T2OE (T2MOD.1) must be set. Bit TR2 (T2CON.2) starts and stops the timer.

The clock-out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L), as shown in the following equation.


$$\text{Clock-Out Frequency} = \frac{\text{Oscillator Frequency}}{4 \times [65536 - (\text{RCAP2H}, \text{RCAP2L})]}$$

In the clock-out mode, Timer 2 rollovers will not generate an interrupt. This behavior is similar to when Timer 2 is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and clock-out frequencies cannot be determined independently from one another since they both use RCAP2H and RCAP2L.

**Figure 5. Timer 2 in Clock-Out Mode**



**Figure 6. SPI Block Diagram**



## Idle Mode

In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the special functions registers remain unchanged during this mode. The idle mode can be terminated by any enabled interrupt or by a hardware reset.

Note that when idle mode is terminated by a hardware reset, the device normally resumes program execution

from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when idle mode is terminated by a reset, the instruction following the one that invokes idle mode should not write to a port pin or to external memory.

## Status of External Pins During Idle and Power-down Modes

| Mode       | Program Memory | ALE | $\overline{\text{PSEN}}$ | PORT0 | PORT1 | PORT2   | PORT3 |
|------------|----------------|-----|--------------------------|-------|-------|---------|-------|
| Idle       | Internal       | 1   | 1                        | Data  | Data  | Data    | Data  |
| Idle       | External       | 1   | 1                        | Float | Data  | Address | Data  |
| Power-down | Internal       | 0   | 0                        | Data  | Data  | Data    | Data  |
| Power-down | External       | 0   | 0                        | Float | Data  | Data    | Data  |

## Power-down Mode

In the power-down mode, the oscillator is stopped and the instruction that invokes power-down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the power-down mode is terminated. Exit from power-down can be initiated either by a hardware reset or by an enabled external interrupt. Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before  $V_{CC}$  is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize.

To exit power-down via an interrupt, the external interrupt must be enabled as level sensitive before entering power-down. The interrupt service routine starts at 16 ms (nominal) after the enabled interrupt pin is activated.

## Program Memory Lock Bits

The AT89S53 has three lock bits that can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in the following table.

When lock bit 1 is programmed, the logic level at the  $\overline{\text{EA}}$  pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value and holds that value until reset is activated. The latched value of  $\overline{\text{EA}}$  must agree with the current logic level at that pin in order for the device to function properly.

Once programmed, the lock bits can only be unprogrammed with the Chip Erase operations in either the parallel or serial modes.

## Lock Bit Protection Modes<sup>(1)(2)</sup>

| Program Lock Bits |     |     |     | Protection Type   |
|-------------------|-----|-----|-----|---|
|                   | LB1 | LB2 | LB3 |   |
| 1                 | U   | U   | U   | No internal memory lock feature.  |
| 2                 | P   | U   | U   | MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory. $\overline{\text{EA}}$ is sampled and latched on reset and further programming of the Flash memory (parallel or serial mode) is disabled. |
| 3                 | P   | P   | U   | Same as Mode 2, but parallel or serial verify are also disabled.  |
| 4                 | P   | P   | P   | Same as Mode 3, but external execution is also disabled.  |

Notes: 1. U = Unprogrammed  
2. P = Programmed

## Programming the Flash

Atmel's AT89S53 Flash Microcontroller offers 12K bytes of in-system reprogrammable Flash Code memory.

The AT89S53 is normally shipped with the on-chip Flash Code memory array in the erased state (i.e. contents = FFH) and ready to be programmed. This device supports a High-Voltage (12V) Parallel programming mode and a Low-Voltage (5V) Serial programming mode. The serial programming mode provides a convenient way to download the AT89S53 inside the user's system. The parallel programming mode is compatible with conventional third party Flash or EPROM programmers.

The Code memory array occupies one contiguous address space from 0000H to 2FFFFH.

The Code array on the AT89S53 is programmed byte-by-byte in either programming mode. An auto-erase cycle is provided with the self-timed programming operation in the serial programming mode. There is no need to perform the Chip Erase operation to reprogram any memory location in the serial programming mode unless any of the lock bits have been programmed.

In the parallel programming mode, there is no auto-erase cycle. To reprogram any non-blank byte, the user needs to use the Chip Erase operation first to erase the entire Code memory array.

**Parallel Programming Algorithm:** To program and verify the AT89S53 in the parallel programming mode, the following sequence is recommended:

1. Power-up sequence:  
Apply power between  $V_{CC}$  and GND pins.  
Set RST pin to "H".  
Apply a 3 MHz to 24 MHz clock to XTAL1 pin and wait for at least 10 milliseconds.
2. Set  $\overline{PSEN}$  pin to "L"  
ALE pin to "H"  
 $\overline{EA}$  pin to "H" and all other pins to "H".
3. Apply the appropriate combination of "H" or "L" logic levels to pins P2.6, P2.7, P3.6, P3.7 to select one of the programming operations shown in the Flash Programming Modes table.
4. Apply the desired byte address to pins P1.0 to P1.7 and P2.0 to P2.5.  
Apply data to pins P0.0 to P0.7 for Write Code operation.
5. Raise  $\overline{EA}/V_{pp}$  to 12V to enable Flash programming, erase or verification.
6. Pulse  $\text{ALE}/\overline{PROG}$  once to program a byte in the Code memory array, or the lock bits. The byte-write cycle is self-timed and typically takes 1.5 ms.

7. To verify the byte just programmed, bring pin P2.7 to "L" and read the programmed data at pins P0.0 to P0.7.
8. Repeat steps 3 through 7 changing the address and data for the entire 12K-byte array or until the end of the object file is reached.
9. Power-off sequence:  
Set XTAL1 to "L".  
Set RST and  $\overline{EA}$  pins to "L".  
Turn  $V_{CC}$  power off.

**Data Polling:** The AT89S53 features  $\overline{DATA}$  Polling to indicate the end of a write cycle. During a write cycle in the parallel or serial programming mode, an attempted read of the last byte written will result in the complement of the written datum on P0.7 (parallel mode), and on the MSB of the serial output byte on MISO (serial mode). Once the write cycle has been completed, true data are valid on all outputs, and the next cycle may begin.  $\overline{DATA}$  Polling may begin any time after a write cycle has been initiated.

**Ready/Busy:** The progress of byte programming in the parallel programming mode can also be monitored by the RDY/BSY output signal. Pin P3.4 is pulled Low after ALE goes High during programming to indicate  $\overline{BUSY}$ . P3.4 is pulled High again when programming is done to indicate READY.

**Program Verify:** If lock bits LB1 and LB2 have not been programmed, the programmed Code can be read back via the address and data lines for verification. The state of the lock bits can also be verified directly in the parallel programming mode. In the serial programming mode, the state of the lock bits can only be verified indirectly by observing that the lock bit features are enabled.

**Chip Erase:** In the parallel programming mode, chip erase is initiated by using the proper combination of control signals and by holding  $\text{ALE}/\overline{PROG}$  low for 10 ms. The Code array is written with all "1"s in the Chip Erase operation.

In the serial programming mode, a chip erase operation is initiated by issuing the Chip Erase instruction. In this mode, chip erase is self-timed and takes about 16 ms.

During chip erase, a serial read from any address location will return 00H at the data outputs.

**Serial Programming Fuse:** A programmable fuse is available to disable Serial Programming if the user needs maximum system security. The Serial Programming Fuse can only be programmed or erased in the Parallel Programming Mode.

*The AT89S53 is shipped with the Serial Programming Mode enabled.*

**Reading the Signature Bytes:** The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 must be pulled to a logic low. The values returned are as follows:

(030H) = 1EH indicates manufactured by Atmel  
(031H) = 53H indicates 89S53

## Programming Interface

Every code byte in the Flash array can be written, and the entire array can be erased, by using the appropriate combination of control signals. The write operation cycle is self-timed and once initiated, will automatically time itself to completion.

All major programming vendors offer worldwide support for the Atmel microcontroller series. Please contact your local programming vendor for the appropriate software revision.

## Serial Downloading

The Code memory array can be programmed using the serial SPI bus while RST is pulled to  $V_{CC}$ . The serial interface consists of pins SCK, MOSI (input) and MISO (output). After RST is set high, the Programming Enable instruction needs to be executed first before program/erase operations can be executed.

An auto-erase cycle is built into the self-timed programming operation (in the serial mode ONLY) and there is no need to first execute the Chip Erase instruction unless any of the lock bits have been programmed. The Chip Erase operation turns the content of every memory location in the Code array into FFH.

The Code memory array has an address space of 0000H to 2FFFH.

Either an external system clock is supplied at pin XTAL1 or a crystal needs to be connected across pins XTAL1 and XTAL2. The maximum serial clock (SCK) frequency should be less than 1/40 of the crystal frequency. With a 24 MHz oscillator clock, the maximum SCK frequency is 600 kHz.

## Serial Programming Algorithm


To program and verify the AT89S53 in the serial programming mode, the following sequence is recommended:

1. Power-up sequence:  
Apply power between VCC and GND pins.  
Set RST pin to "H".  
If a crystal is not connected across pins XTAL1 and XTAL2, apply a 3 MHz to 24 MHz clock to XTAL1 pin and wait for at least 10 milliseconds.
  2. Enable serial programming by sending the Programming Enable serial instruction to pin MOSI/P1.5. The frequency of the shift clock supplied at pin SCK/P1.7 needs to be less than the CPU clock at XTAL1 divided by 40.
  3. The Code array is programmed one byte at a time by supplying the address and data together with the appropriate Write instruction. The selected memory location is first automatically erased before new data is written. The write cycle is self-timed and typically takes less than 2.5 ms at 5V.
  4. Any memory location can be verified by using the Read instruction which returns the content at the selected address at serial output MISO/P1.6.
  5. At the end of a programming session, RST can be set low to commence normal operation.
- Power-off sequence (if needed):
- Set XTAL1 to "L" (if a crystal is not used).
  - Set RST to "L".
  - Turn  $V_{CC}$  power off.


## Serial Programming Instruction

The Instruction Set for Serial Programming follows a 3 byte protocol and is shown in the following table.


**Figure 13.** Programming the Flash Memory



**Figure 15.** Flash Serial Downloading



**Figure 14.** Verifying the Flash Memory



## Flash Programming and Verification Characteristics – Parallel Mode

 $T_A = 0^\circ\text{C to } 70^\circ\text{C}, V_{CC} = 5.0\text{V} \pm 10\%$ 

| Symbol       | Parameter   | Min          | Max          | Units         |
|--------------|---|--------------|--------------|---------------|
| $V_{PP}$     | Programming Enable Voltage                                    | 11.5         | 12.5         | V             |
| $I_{PP}$     | Programming Enable Current                                    |              | 1.0          | mA            |
| $1/t_{CLCL}$ | Oscillator Frequency  | 3            | 24           | MHz           |
| $t_{AVGL}$   | Address Setup to $\overline{\text{PROG}}$ Low                 | $48t_{CLCL}$ |              |               |
| $t_{GHAX}$   | Address Hold after $\overline{\text{PROG}}$                   | $48t_{CLCL}$ |              |               |
| $t_{DVGL}$   | Data Setup to $\overline{\text{PROG}}$ Low                    | $48t_{CLCL}$ |              |               |
| $t_{GHDX}$   | Data Hold after $\overline{\text{PROG}}$                      | $48t_{CLCL}$ |              |               |
| $t_{EHSB}$   | P2.7 ( $\overline{\text{ENABLE}}$ ) High to $V_{PP}$          | $48t_{CLCL}$ |              |               |
| $t_{SHGL}$   | $V_{PP}$ Setup to $\overline{\text{PROG}}$ Low                | 10           |              | $\mu\text{s}$ |
| $t_{GLGH}$   | $\overline{\text{PROG}}$ Width                                | 1            | 110          | $\mu\text{s}$ |
| $t_{AVQV}$   | Address to Data Valid   |              | $48t_{CLCL}$ |               |
| $t_{ELQV}$   | $\overline{\text{ENABLE}}$ Low to Data Valid                  |              | $48t_{CLCL}$ |               |
| $t_{EHQZ}$   | Data Float after $\overline{\text{ENABLE}}$                   | 0            | $48t_{CLCL}$ |               |
| $t_{GHBL}$   | $\overline{\text{PROG}}$ High to $\overline{\text{BUSY}}$ Low |              | 1.0          | $\mu\text{s}$ |
| $t_{WC}$     | Byte Write Cycle Time   |              | 2.0          | ms            |



## AC Characteristics


Under operating conditions, load capacitance for Port 0, ALE/ $\overline{\text{PROG}}$ , and  $\overline{\text{PSEN}}$  = 100 pF; load capacitance for all other outputs = 80 pF.

### External Program and Data Memory Characteristics

| Symbol              | Parameter   | 12MHz Oscillator |     | Variable Oscillator      |                          | Units |
|---------------------|---|------------------|-----|--------------------------|--------------------------|-------|
|                     |   | Min              | Max | Min                      | Max                      |       |
| $1/t_{\text{CLCL}}$ | Oscillator Frequency  |                  |     | 0                        | 24                       | MHz   |
| $t_{\text{LHLL}}$   | ALE Pulse Width   | 127              |     | $2t_{\text{CLCL}} - 40$  |                          | ns    |
| $t_{\text{AVLL}}$   | Address Valid to ALE Low  | 43               |     | $t_{\text{CLCL}} - 13$   |                          | ns    |
| $t_{\text{LLAX}}$   | Address Hold after ALE Low  | 48               |     | $t_{\text{CLCL}} - 20$   |                          | ns    |
| $t_{\text{LLIV}}$   | ALE Low to Valid Instruction In                                   |                  | 233 |                          | $4t_{\text{CLCL}} - 65$  | ns    |
| $t_{\text{LLPL}}$   | ALE Low to $\overline{\text{PSEN}}$ Low                           | 43               |     | $t_{\text{CLCL}} - 13$   |                          | ns    |
| $t_{\text{PLPH}}$   | $\overline{\text{PSEN}}$ Pulse Width                              | 205              |     | $3t_{\text{CLCL}} - 20$  |                          | ns    |
| $t_{\text{PLIV}}$   | $\overline{\text{PSEN}}$ Low to Valid Instruction In              |                  | 145 |                          | $3t_{\text{CLCL}} - 45$  | ns    |
| $t_{\text{PXIX}}$   | Input Instruction Hold after $\overline{\text{PSEN}}$             | 0                |     | 0                        |                          | ns    |
| $t_{\text{PXIZ}}$   | Input Instruction Float after $\overline{\text{PSEN}}$            |                  | 59  |                          | $t_{\text{CLCL}} - 10$   | ns    |
| $t_{\text{PXAV}}$   | $\overline{\text{PSEN}}$ to Address Valid                         | 75               |     | $t_{\text{CLCL}} - 8$    |                          | ns    |
| $t_{\text{AVIV}}$   | Address to Valid Instruction In                                   |                  | 312 |                          | $5t_{\text{CLCL}} - 55$  | ns    |
| $t_{\text{PLAZ}}$   | $\overline{\text{PSEN}}$ Low to Address Float                     |                  | 10  |                          | 10                       | ns    |
| $t_{\text{RLRH}}$   | $\overline{\text{RD}}$ Pulse Width                                | 400              |     | $6t_{\text{CLCL}} - 100$ |                          | ns    |
| $t_{\text{WLWH}}$   | $\overline{\text{WR}}$ Pulse Width                                | 400              |     | $6t_{\text{CLCL}} - 100$ |                          | ns    |
| $t_{\text{RLDV}}$   | $\overline{\text{RD}}$ Low to Valid Data In                       |                  | 252 |                          | $5t_{\text{CLCL}} - 90$  | ns    |
| $t_{\text{RHDX}}$   | Data Hold after $\overline{\text{RD}}$                            | 0                |     | 0                        |                          | ns    |
| $t_{\text{RHDZ}}$   | Data Float after $\overline{\text{RD}}$                           |                  | 97  |                          | $2t_{\text{CLCL}} - 28$  | ns    |
| $t_{\text{LLDV}}$   | ALE Low to Valid Data In  |                  | 517 |                          | $8t_{\text{CLCL}} - 150$ | ns    |
| $t_{\text{AVDV}}$   | Address to Valid Data In  |                  | 585 |                          | $9t_{\text{CLCL}} - 165$ | ns    |
| $t_{\text{LLWL}}$   | ALE Low to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low   | 200              | 300 | $3t_{\text{CLCL}} - 50$  | $3t_{\text{CLCL}} + 50$  | ns    |
| $t_{\text{AVWL}}$   | Address to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low   | 203              |     | $4t_{\text{CLCL}} - 75$  |                          | ns    |
| $t_{\text{QVWX}}$   | Data Valid to $\overline{\text{WR}}$ Transition                   | 23               |     | $t_{\text{CLCL}} - 20$   |                          | ns    |
| $t_{\text{QVWH}}$   | Data Valid to $\overline{\text{WR}}$ High                         | 433              |     | $7t_{\text{CLCL}} - 120$ |                          | ns    |
| $t_{\text{WHQX}}$   | Data Hold after $\overline{\text{WR}}$                            | 33               |     | $t_{\text{CLCL}} - 20$   |                          | ns    |
| $t_{\text{RLAZ}}$   | $\overline{\text{RD}}$ Low to Address Float                       |                  | 0   |                          | 0                        | ns    |
| $t_{\text{WHLH}}$   | $\overline{\text{RD}}$ or $\overline{\text{WR}}$ High to ALE High | 43               | 123 | $t_{\text{CLCL}} - 20$   | $t_{\text{CLCL}} + 25$   | ns    |


### AT89S53

TYPICAL  $I_{CC}$  (ACTIVE) at 25°C




### AT89S53

TYPICAL  $I_{CC}$  vs. VOLTAGE - POWER DOWN (85°C)



### AT89S53

TYPICAL  $I_{CC}$  (IDLE) at 25°C



- Notes:
1. XTAL1 tied to GND for  $I_{CC}$  (power-down)
  2. Lock bits programmed


## Ordering Information

| Speed (MHz) | Power Supply | Ordering Code | Package | Operation Range               |
|-------------|--------------|---------------|---------|-------------------------------|
| 24          | 4.0V to 6.0V | AT89S53-24AC  | 44A     | Commercial<br>(0°C to 70°C)   |
|             |              | AT89S53-24JC  | 44J     |                               |
|             |              | AT89S53-24PC  | 40P6    |                               |
| 24          | 4.0V to 6.0V | AT89S53-24AI  | 44A     | Industrial<br>(-40°C to 85°C) |
|             |              | AT89S53-24JI  | 44J     |                               |
|             |              | AT89S53-24PI  | 40P6    |                               |
| 33          | 4.5V to 5.5V | AT89S53-33AC  | 44A     | Commercial<br>(0°C to 70°C)   |
|             |              | AT89S53-33JC  | 44J     |                               |
|             |              | AT89S53-33PC  | 40P6    |                               |

 = Preliminary Information

| Package Type |  |
|--------------|--|
| <b>44A</b>   | 44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)     |
| <b>44J</b>   | 44-lead, Plastic J-leaded Chip Carrier (PLCC)            |
| <b>40P6</b>  | 40-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) |

44J – PLCC



**COMMON DIMENSIONS**  
(Unit of Measure = mm)

| SYMBOL | MIN       | NOM | MAX    | NOTE   |
|--------|-----------|-----|--------|--------|
| A      | 4.191     | –   | 4.572  |        |
| A1     | 2.286     | –   | 3.048  |        |
| A2     | 0.508     | –   | –      |        |
| D      | 17.399    | –   | 17.653 |        |
| D1     | 16.510    | –   | 16.662 | Note 2 |
| E      | 17.399    | –   | 17.653 |        |
| E1     | 16.510    | –   | 16.662 | Note 2 |
| D2/E2  | 14.986    | –   | 16.002 |        |
| B      | 0.660     | –   | 0.813  |        |
| B1     | 0.330     | –   | 0.533  |        |
| e      | 1.270 TYP |     |        |        |

- Notes:
1. This package conforms to JEDEC reference MS-018, Variation AC.
  2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010" (0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
  3. Lead coplanarity is 0.004" (0.102 mm) maximum.

10/04/01



2325 Orchard Parkway  
San Jose, CA 95131

**TITLE**

44J, 44-lead, Plastic J-leaded Chip Carrier (PLCC)

**DRAWING NO.**


44J

**REV.**

B



### 40P6 – PDIP



**COMMON DIMENSIONS**  
(Unit of Measure = mm)

| SYMBOL | MIN       | NOM | MAX    | NOTE   |
|--------|-----------|-----|--------|--------|
| A      | –         | –   | 4.826  |        |
| A1     | 0.381     | –   | –      |        |
| D      | 52.070    | –   | 52.578 | Note 2 |
| E      | 15.240    | –   | 15.875 |        |
| E1     | 13.462    | –   | 13.970 | Note 2 |
| B      | 0.356     | –   | 0.559  |        |
| B1     | 1.041     | –   | 1.651  |        |
| L      | 3.048     | –   | 3.556  |        |
| C      | 0.203     | –   | 0.381  |        |
| eB     | 15.494    | –   | 17.526 |        |
| e      | 2.540 TYP |     |        |        |

- Notes: 1. This package conforms to JEDEC reference MS-011, Variation AC.  
 2. Dimensions D and E1 do not include mold Flash or Protrusion.  
 Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

09/28/01



2325 Orchard Parkway  
San Jose, CA 95131

**TITLE**

**40P6**, 40-lead (0.600"/15.24 mm Wide) Plastic Dual  
Inline Package (PDIP)

**DRAWING NO.**

40P6

**REV.**

B