



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |  |
|----------------------------|--|
| Product Status             | Obsolete   |
| Core Processor             | 8051   |
| Core Size                  | 8-Bit  |
| Speed                      | 24MHz  |
| Connectivity               | SPI, UART/USART  |
| Peripherals                | WDT  |
| Number of I/O              | 32   |
| Program Memory Size        | 12KB (12K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 256 x 8  |
| Voltage - Supply (Vcc/Vdd) | 4V ~ 6V  |
| Data Converters            | -  |
| Oscillator Type            | Internal   |
| Operating Temperature      | 0°C ~ 70°C (TA)  |
| Mounting Type              | Through Hole   |
| Package / Case             | 40-DIP (0.600", 15.24mm)   |
| Supplier Device Package    | 40-PDIP  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/at89s53-24pc |
|                            |  |




## **Pin Configurations**


PDIP

| (T2) P1.0 🗆    | 1  | 40 | □ vcc        |
|----------------|----|----|--------------|
| (T2 EX) P1.1 🗆 | 2  | 39 | P0.0 (AD0)   |
| P1.2           | 3  | 38 | P0.1 (AD1)   |
| P1.3 🗆         | 4  | 37 | □ P0.2 (AD2) |
| (SS) P1.4 □    | 5  | 36 | D P0.3 (AD3) |
| (MOSI) P1.5 □  | 6  | 35 | D P0.4 (AD4) |
| (MISO) P1.6 □  | 7  | 34 | □ P0.5 (AD5) |
| (SCK) P1.7 □   | 8  | 33 | D P0.6 (AD6) |
| RST □          | 9  | 32 | D P0.7 (AD7) |
| (RXD) P3.0 [   | 10 | 31 | □ ĒĀ/VPP     |
| (TXD) P3.1 🗆   | 11 | 30 | □ ALE/PROG   |
| (INT0) P3.2 □  | 12 | 29 | □PSEN        |
| (INT1) P3.3 □  | 13 | 28 | □ P2.7 (A15) |
| (T0) P3.4 🗆    | 14 | 27 | □ P2.6 (A14) |
| (T1) P3.5 🗆    | 15 | 26 | □ P2.5 (A13) |
| (WR) P3.6 □    | 16 | 25 | □ P2.4 (A12) |
| (RD) P3.7 □    | 17 | 24 | □ P2.3 (A11) |
| XTAL2 □        | 18 | 23 | □ P2.2 (A10) |
| XTAL1 □        | 19 | 22 | □ P2.1 (A9)  |
| GND □          | 20 | 21 | □ P2.0 (A8)  |
|                |    |    |              |

# PLCC



#### **TQFP**



# **Pin Description**

#### **VCC**

Supply voltage.

#### **GND**

Ground.

#### Port 0

Port 0 is an 8-bit open drain bidirectional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance inputs.

Port 0 can also be configured to be the multiplexed loworder address/data bus during accesses to external program and data memory. In this mode, P0 has internal pullups.

Port 0 also receives the code bytes during Flash programming and outputs the code bytes during program verification. External pullups are required during program verification.

#### Port 1

Port 1 is an 8-bit bidirectional I/O port with internal pullups. The Port 1 output buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins, they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current ( $I_{II}$ ) because of the internal pullups.

#### **EA/VPP**

External Access Enable.  $\overline{\text{EA}}$  must be strapped to GND in order to enable the device to fetch code from external program memory locations starting at 0000H up to FFFFH. Note, however, that if lock bit 1 is programmed,  $\overline{\text{EA}}$  will be internally latched on reset.

 $\overline{\text{EA}}$  should be strapped to  $V_{\text{cc}}$  for internal program executions. This pin also receives the 12-volt programming

enable voltage ( $V_{PP}$ ) during Flash programming when 12-volt programming is selected.

#### XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

#### XTAL2

Output from the inverting oscillator amplifier.

Table 1. AT89S53 SFR Map and Reset Values

|      |                   |                   |                    |                    |                  |                  |                  |                  | _    |
|------|-------------------|-------------------|--------------------|--------------------|------------------|------------------|------------------|------------------|------|
| 0F8H |                   |                   |                    |                    |                  |                  |                  |                  | 0FFH |
| 0F0H | B<br>00000000     |                   |                    |                    |                  |                  |                  |                  | 0F7H |
| 0E8H |                   |                   |                    |                    |                  |                  |                  |                  | 0EFH |
| 0E0H | ACC<br>00000000   |                   |                    |                    |                  |                  |                  |                  | 0E7H |
| 0D8H |                   |                   |                    |                    |                  |                  |                  |                  | 0DFH |
| 0D0H | PSW<br>00000000   |                   |                    |                    |                  | SPCR<br>000001XX |                  |                  | 0D7H |
| 0C8H | T2CON<br>00000000 | T2MOD<br>XXXXXX00 | RCAP2L<br>00000000 | RCAP2H<br>00000000 | TL2<br>00000000  | TH2<br>00000000  |                  |                  | 0CFH |
| 0C0H |                   |                   |                    |                    |                  |                  |                  |                  | 0C7H |
| 0B8H | IP<br>XX000000    |                   |                    |                    |                  |                  |                  |                  | 0BFH |
| 0B0H | P3<br>11111111    |                   |                    |                    |                  |                  |                  |                  | 0B7H |
| H8A0 | IE<br>0X000000    |                   | SPSR<br>00XXXXXX   |                    |                  |                  |                  |                  | 0AFH |
| 0A0H | P2<br>11111111    |                   |                    |                    |                  |                  |                  |                  | 0A7H |
| 98H  | SCON<br>00000000  | SBUF<br>XXXXXXXX  |                    |                    |                  |                  |                  |                  | 9FH  |
| 90H  | P1<br>11111111    |                   |                    |                    |                  |                  | WCON<br>00000010 |                  | 97H  |
| 88H  | TCON<br>00000000  | TMOD<br>00000000  | TL0<br>00000000    | TL1<br>00000000    | TH0<br>00000000  | TH1<br>00000000  |                  |                  | 8FH  |
| 80H  | P0<br>11111111    | SP<br>00000111    | DP0L<br>00000000   | DP0H<br>00000000   | DP1L<br>00000000 | DP1H<br>00000000 | SPDR<br>XXXXXXXX | PCON<br>0XXX0000 | 87H  |





### Table 4. SPCR—SPI Control Register

| SPCR | SPCR Address = D5H Reset Value = 0000 01XXB |     |      |      |      |      |      |      |  |  |  |
|------|---|-----|------|------|------|------|------|------|--|--|--|
|      | SPIE  | SPE | DORD | MSTR | CPOL | СРНА | SPR1 | SPR0 |  |  |  |
| Bit  | 7   | 6   | 5    | 4    | 3    | 2    | 1    | 0    |  |  |  |

| Symbol       | Function  |
|--------------|---|
| SPIE         | SPI Interrupt Enable. This bit, in conjunction with the ES bit in the IE register, enables SPI interrupts: SPIE = 1 and ES = 1 enable SPI interrupts. SPIE = 0 disables SPI interrupts.   |
| SPE          | SPI Enable. SPI = 1 enables the SPI channel and connects $\overline{SS}$ , MOSI, MISO and SCK to pins P1.4, P1.5, P1.6, and P1.7. SPI = 0 disables the SPI channel.   |
| DORD         | Data Order. DORD = 1 selects LSB first data transmission. DORD = 0 selects MSB first data transmission.   |
| MSTR         | Master/Slave Select. MSTR = 1 selects Master SPI mode. MSTR = 0 selects Slave SPI mode.   |
| CPOL         | Clock Polarity. When CPOL = 1, SCK is high when idle. When CPOL = 0, SCK of the master device is low when not transmitting. Please refer to figure on SPI Clock Phase and Polarity Control.   |
| СРНА         | Clock Phase. The CPHA bit together with the CPOL bit controls the clock and data relationship between master and slave. Please refer to figure on SPI Clock Phase and Polarity Control.   |
| SPR0<br>SPR1 | SPI Clock Rate Select. These two bits control the SCK rate of the device configured as master. SPR1 and SPR0 have no effect on the slave. The relationship between SCK and the oscillator frequency, F <sub>OSC.</sub> , is as follows:  SPR1SPR0SCK = F <sub>OSC.</sub> divided by  0  0  4  0  1  16  1  0  64  1  1  128 |

### Table 5. SPSR—SPI Status Register Data Memory - RAM

| SPSR | SPSR Address = AAH  Reset Value = 00XX XXXXB |      |   |   |   |   |   |   |  |
|------|--|------|---|---|---|---|---|---|--|
|      | SPIF   | WCOL | _ | _ | _ | _ | _ | _ |  |
| Bit  | 7  | 6    | 5 | 4 | 3 | 2 | 1 | 0 |  |

| Symbol | Function  |
|--------|---|
| SPIF   | SPI Interrupt Flag. When a serial transfer is complete, the SPIF bit is set and an interrupt is generated if SPIE = 1 and ES = 1. The SPIF bit is cleared by reading the SPI status register with SPIF and WCOL bits set, and then accessing the SPI data register.   |
| WCOL   | Write Collision Flag. The WCOL bit is set if the SPI data register is written during a data transfer. During data transfer, the result of reading the SPDR register may be incorrect, and writing to it has no effect. The WCOL bit (and the SPIF bit) are cleared by reading the SPI status register with SPIF and WCOL set, and then accessing the SPI data register. |

### Table 6. SPDR—SPI Data Register

| SPDR A | SPDR Address = 86H Reset Value = unchanged |      |      |      |      |      |      |      |  |  |
|--------|--|------|------|------|------|------|------|------|--|--|
|        | SPD7                                       | SPD6 | SPD5 | SPD4 | SPD3 | SPD2 | SPD1 | SPD0 |  |  |
| Bit    | 7  | 6    | 5    | 4    | 3    | 2    | 1    | 0    |  |  |

### **Data Memory - RAM**

The AT89S53 implements 256 bytes of RAM. The upper 128 bytes of RAM occupy a parallel space to the Special Function Registers. That means the upper 128 bytes have the same addresses as the SFR space but are physically separate from SFR space.

When an instruction accesses an internal location above address 7FH, the address mode used in the instruction specifies whether the CPU accesses the upper 128 bytes of RAM or the SFR space. Instructions that use direct addressing access SFR space.

For example, the following direct addressing instruction accesses the SFR at location 0A0H (which is P2).

MOV 0A0H, #data

Instructions that use indirect addressing access the upper 128 bytes of RAM. For example, the following indirect addressing instruction, where R0 contains 0A0H, accesses the data byte at address 0A0H, rather than P2 (whose address is 0A0H).

MOV @RO, #data

Note that stack operations are examples of indirect addressing, so the upper 128 bytes of data RAM are available as stack space.

### **Programmable Watchdog Timer**

The programmable Watchdog Timer (WDT) operates from an independent oscillator. The prescaler bits, PS0, PS1 and PS2 in SFR WCON are used to set the period of the Watchdog Timer from 16 ms to 2048 ms. The available timer periods are shown in the following table and the actual timer periods (at  $V_{CC} = 5V$ ) are within  $\pm 30\%$  of the nominal.

The WDT is disabled by Power-on Reset and during Power-down. It is enabled by setting the WDTEN bit in SFR WCON (address = 96H). The WDT is reset by setting the WDTRST bit in WCON. When the WDT times out without being reset or disabled, an internal RST pulse is generated to reset the CPU.

**Table 7.** Watchdog Timer Period Selection

| WD  | T Prescaler B |     |                  |
|-----|---------------|-----|------------------|
| PS2 | PS1           | PS0 | Period (nominal) |
| 0   | 0             | 0   | 16 ms            |
| 0   | 0             | 1   | 32 ms            |
| 0   | 1             | 0   | 64 ms            |
| 0   | 1             | 1   | 128 ms           |
| 1   | 0             | 0   | 256 ms           |

**Table 7.** Watchdog Timer Period Selection

| 1 | 0 | 1 | 512 ms  |
|---|---|---|---------|
| 1 | 1 | 0 | 1024 ms |
| 1 | 1 | 1 | 2048 ms |

#### Timer 0 and 1

Timer 0 and Timer 1 in the AT89S53 operate the same way as Timer 0 and Timer 1 in the AT89C51, AT89C52 and AT89C55. For further information, see the October 1995 Microcontroller Data Book, page 2-45, section titled, "Timer/Counters."

#### Timer 2

Timer 2 is a 16-bit Timer/Counter that can operate as either a timer or an event counter. The type of operation is selected by bit  $C/\overline{T2}$  in the SFR T2CON (shown in Table 2). Timer 2 has three operating modes: capture, auto-reload (up or down counting), and baud rate generator. The modes are selected by bits in T2CON, as shown in Table 8.

Timer 2 consists of two 8-bit registers, TH2 and TL2. In the Timer function, the TL2 register is incremented every machine cycle. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

In the Counter function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T2. In this function, the external input is sampled during S5P2 of every machine cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during S3P1 of the cycle following the one in which the transition was detected. Since two machine cycles (24 oscillator periods) are required to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. To ensure that a given level is sampled at least once before it changes, the level should be held for at least one full machine cycle.

Table 8. Timer 2 Operating Modes

| RCLK + TCLK CP/RL2 |   | TR2 | MODE                |
|--------------------|---|-----|---------------------|
| 0                  | 0 | 1   | 16-bit Auto-Reload  |
| 0                  | 1 | 1   | 16-bit Capture      |
| 1                  | Х | 1   | Baud Rate Generator |
| X                  | Х | 0   | (Off)               |



Figure 2. Timer 2 in Auto Reload Mode (DCEN = 0)




Table 9. T2MOD—Timer 2 Mode Control Register

| T2MOE   | O Address = 0C      | 9H |   |   |   | Reset Value = | XXXX XX00B |      |  |  |  |
|---------|---------------------|----|---|---|---|---------------|------------|------|--|--|--|
| Not Bit | Not Bit Addressable |    |   |   |   |               |            |      |  |  |  |
|         | _                   | _  | _ | - | _ | -             | T2OE       | DCEN |  |  |  |
| Bit     | 7                   | 6  | 5 | 4 | 3 | 2             | 1          | 0    |  |  |  |

| Symbol | Function  |
|--------|---|
| _      | Not implemented, reserved for future use.                                 |
| T2OE   | Timer 2 Output Enable bit.  |
| DCEN   | When set, this bit allows Timer 2 to be configured as an up/down counter. |

#### **UART**

The UART in the AT89S53 operates the same way as the UART in the AT89C51, AT89C52 and AT89C55. For further information, see the October 1995 Microcontroller Data Book, page 2-49, section titled, "Serial Interface."

### **Serial Peripheral Interface**

The serial peripheral interface (SPI) allows high-speed synchronous data transfer between the AT89S53 and peripheral devices or between several AT89S53 devices. The AT89S53 SPI features include the following:

- Full-duplex, 3-wire Synchronous Data Transfer
- · Master or Slave Operation
- 1.5 MHz Bit Frequency (max.)
- LSB First or MSB First Data Transfer
- Four Programmable Bit Rates
- · End of Transmission Interrupt Flag

- · Write Collision Flag Protection
- Wakeup from Idle Mode (Slave Mode Only)

The interconnection between master and slave CPUs with SPI is shown in the following figure. The SCK pin is the clock output in the master mode but is the clock input in the slave mode. Writing to the SPI data register of the master CPU starts the SPI clock generator, and the data written shifts out of the MOSI pin and into the MOSI pin of the slave CPU. After shifting one byte, the SPI clock generator stops, setting the end of transmission flag (SPIF). If both the SPI interrupt enable bit (SPIE) and the serial port interrupt enable bit (ES) are set, an interrupt is requested.

The Slave Select input,  $\overline{SS}/P1.4$ , is set low to select an individual SPI device as a slave. When  $\overline{SS}/P1.4$  is set high, the SPI port is deactivated and the MOSI/P1.5 pin can be used as an input.

There are four combinations of SCK phase and polarity with respect to serial data, which are determined by control bits CPHA and CPOL. The SPI data transfer formats are shown in Figure 8 and Figure 9.

Figure 7. SPI Master-slave Interconnection





Figure 8. SPI transfer Format with CPHA = 0




<sup>\*</sup>Not defined but normally MSB of character just received





Figure 9. SPI Transfer Format with CPHA = 1



<sup>\*</sup>Not defined but normally LSB of previously transmitted character

### **Interrupts**

The AT89S53 has a total of six interrupt vectors: two external interrupts ( $\overline{INT0}$  and  $\overline{INT1}$ ), three timer interrupts (Timers 0, 1, and 2), and the serial port interrupt. These interrupts are all shown in Figure 10.

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all interrupts at once.

Note that Table 10 shows that bit position IE.6 is unimplemented. In the AT89C51, bit position IE.5 is also unimplemented. User software should not write 1s to these bit positions, since they may be used in future AT89 products.

Table 10. Interrupt Enable (IE) Register


| (MSB)(LSB) |  |         |          |           |          |  |   |  |  |  |
|------------|--|---------|----------|-----------|----------|--|---|--|--|--|
|            | EA - ET2 ES ET1 EX1 ET0 EX0            |         |          |           |          |  |   |  |  |  |
|            | Enabl                                  | e Bit = | 1 enable | es the in | terrupt. |  | • |  |  |  |
|            | Enable Bit = 0 disables the interrupt. |         |          |           |          |  |   |  |  |  |

| Symbol | Position | Function  |
|--------|----------|---|
| EA     | IE.7     | Disables all interrupts. If EA = 0, no interrupt is acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit. |
| _      | IE.6     | Reserved.   |
| ET2    | IE.5     | Timer 2 interrupt enable bit.   |
| ES     | IE.4     | SPI and UART interrupt enable bit.  |
| ET1    | IE.3     | Timer 1 interrupt enable bit.   |
| EX1    | IE.2     | External interrupt 1 enable bit.  |

| ET0  | IE.1 | Timer 0 interrupt enable bit.    |  |  |  |  |
|--|------|----------------------------------|--|--|--|--|
| EX0 IE.0   |      | External interrupt 0 enable bit. |  |  |  |  |
| User software should never write 1s to unimplemented hits, because |      |                                  |  |  |  |  |

Figure 10. Interrupt Sources

they may be used in future AT89 products.





#### **Idle Mode**

In idle mode, the CPU puts itself to sleep while all the onchip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the special functions registers remain unchanged during this mode. The idle mode can be terminated by any enabled interrupt or by a hardware reset.

Note that when idle mode is terminated by a hardware reset, the device normally resumes program execution

from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when idle mode is terminated by a reset, the instruction following the one that invokes idle mode should not write to a port pin or to external memory.

### Status of External Pins During Idle and Power-down Modes

| Mode       | Program Memory | ALE | PSEN | PORT0 | PORT1 | PORT2   | PORT3 |
|------------|----------------|-----|------|-------|-------|---------|-------|
| Idle       | Internal       | 1   | 1    | Data  | Data  | Data    | Data  |
| Idle       | External       | 1   | 1    | Float | Data  | Address | Data  |
| Power-down | Internal       | 0   | 0    | Data  | Data  | Data    | Data  |
| Power-down | External       | 0   | 0    | Float | Data  | Data    | Data  |

#### **Power-down Mode**

In the power-down mode, the oscillator is stopped and the instruction that invokes power-down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the power-down mode is terminated. Exit from power-down can be initiated either by a hardware reset or by an enabled external interrupt. Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before  $V_{\rm CC}$  is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize.

To exit power-down via an interrupt, the external interrupt must be enabled as level sensitive before entering powerdown. The interrupt service routine starts at 16 ms (nominal) after the enabled interrupt pin is activated.

### **Program Memory Lock Bits**

The AT89S53 has three lock bits that can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in the following table.

When lock bit 1 is programmed, the logic level at the  $\overline{\text{EA}}$  pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value and holds that value until reset is activated. The latched value of  $\overline{\text{EA}}$  must agree with the current logic level at that pin in order for the device to function properly.

Once programmed, the lock bits can only be unprogrammed with the Chip Erase operations in either the parallel or serial modes.

### Lock Bit Protection Modes(1)(2)

| Program Lock Bits |     | its |     |   |
|-------------------|-----|-----|-----|---|
|                   | LB1 | LB2 | LB3 | Protection Type   |
| 1                 | U   | U   | U   | No internal memory lock feature.  |
| 2                 | Р   | U   | U   | MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory. EA is sampled and latched on reset and further programming of the Flash memory (parallel or serial mode) is disabled. |
| 3                 | Р   | Р   | U   | Same as Mode 2, but parallel or serial verify are also disabled.  |
| 4                 | Р   | Р   | Р   | Same as Mode 3, but external execution is also disabled.  |

Notes: 1. U = Unprogrammed

2. P = Programmed

### **Instruction Set**

|                    | ı   | nput Format   |           |  |
|--------------------|---|---|-----------|--|
| Instruction        | Byte 1                                    | Byte 2  | Byte 3    | Operation  |
| Programming Enable | 1010 1100                                 | 0101 0011   | xxxx xxxx | Enable serial programming interface after RST goes high.   |
| Chip Erase         | 1010 1100                                 | xxxx x100   | xxxx xxxx | Chip erase the 12K memory array.   |
| Read Code Memory   | 104 A A 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 | low addr  | xxxx xxxx | Read data from Code memory array at the selected address. The 6 MSBs of the first byte are the high order address bits. The low order address bits are in the second byte. Data are available at pin MISO during the third byte. |
| Write Code Memory  | 0138 Ag0 122                              | low addr  | data in   | Write data to Code memory location at selected address. The address bits are the 6 MSBs of the first byte together with the second byte.   |
| Write Lock Bits    | 1010 1100                                 | <u>Б</u> <u></u> <u>В</u> <u>В</u> <u>В</u> <u>В</u> <u>В</u> <u>В</u> <u>В</u> <u>В</u> <u>В</u> | xxxx xxxx | Write lock bits. Set LB1, LB2 or LB3 = "0" to program lock bits.   |

Notes: 1. DATA polling is used to indicate the end of a write cycle which typically takes less than 10 ms at 2.7V.

2. "x" = don't care.

# **Flash Parallel Programming Modes**

| Mode                     | RST | PSEN             | ALE/PROG         | EA/V <sub>PP</sub> | P2.6 | P2.7 | P3.6 | P3.7 | Data I/O<br>P0.7:0 | Address<br>P2.5:0 P1.7:0 |
|--------------------------|-----|------------------|------------------|--------------------|------|------|------|------|--------------------|--------------------------|
| Serial Prog. Modes       | Н   | h <sup>(1)</sup> | h <sup>(1)</sup> | х                  |      |      |      |      |                    |                          |
| Chip Erase               | Н   | L                | (2)              | 12V                | Н    | L    | L    | L    | Х                  | Х                        |
| Write (12K bytes) Memory | Н   | L                | ~                | 12V                | L    | Н    | Н    | Н    | DIN                | ADDR                     |
| Read (12K bytes) Memory  | Н   | L                | Н                | 12V                | L    | L    | Н    | Н    | DOUT               | ADDR                     |
| Write Lock Bits:         | Н   | L                | ~                | 12V                | Н    | L    | Н    | L    | DIN                | Х                        |
| Bit - 1                  |     |                  |                  |                    |      |      |      |      | P0.7 = 0           | Х                        |
| Bit - 2                  |     |                  |                  |                    |      |      |      |      | P0.6 = 0           | Х                        |
| Bit - 3                  |     |                  |                  |                    |      |      |      |      | P0.5 = 0           | Х                        |
| Read Lock Bits:          | Н   | L                | Н                | 12V                | Н    | Н    | L    | L    | DOUT               | Х                        |
| Bit - 1                  |     |                  |                  |                    |      |      |      |      | @P0.2              | Х                        |
| Bit - 2                  |     |                  |                  |                    |      |      |      |      | @P0.1              | Х                        |
| Bit - 3                  |     |                  |                  |                    |      |      |      |      | @P0.0              | Х                        |
| Read Atmel Code          | Н   | L                | Н                | 12V                | L    | L    | L    | L    | DOUT               | 30H                      |
| Read Device Code         | Н   | L                | Н                | 12V                | L    | L    | L    | L    | DOUT               | 31H                      |
| Serial Prog. Enable      | Н   | L                | (2)              | 12V                | L    | Н    | L    | Н    | P0.0 = 0           | Х                        |
| Serial Prog. Disable     | Н   | L                | (2)              | 12V                | L    | Н    | L    | Н    | P0.0 = 1           | Х                        |
| Read Serial Prog. Fuse   | Н   | L                | Н                | 12V                | Н    | Н    | L    | Н    | @P0.0              | Х                        |

Notes: 1. "h" = weakly pulled "High" internally.

- 2. Chip Erase and Serial Programming Fuse require a 10 ms PROG pulse. Chip Erase needs to be performed first before reprogramming any byte with a content other than FFH.
- 3. P3.4 is pulled Low during programming to indicate RDY/BSY.
- 4. "X" = don't care



# Flash Programming and Verification Characteristics – Parallel Mode


 $T_A = 0^{\circ} C$  to 70°C,  $V_{CC} = 5.0 V \pm 10\%$ 

| Symbol              | Parameter                             | Min                 | Max                 | Units |
|---------------------|---------------------------------------|---------------------|---------------------|-------|
| V <sub>PP</sub>     | Programming Enable Voltage            | 11.5                | 12.5                | V     |
| I <sub>PP</sub>     | Programming Enable Current            |                     | 1.0                 | mA    |
| 1/t <sub>CLCL</sub> | Oscillator Frequency                  | 3                   | 24                  | MHz   |
| t <sub>AVGL</sub>   | Address Setup to PROG Low             | 48t <sub>CLCL</sub> |                     |       |
| t <sub>GHAX</sub>   | Address Hold after PROG               | 48t <sub>CLCL</sub> |                     |       |
| t <sub>DVGL</sub>   | Data Setup to PROG Low                | 48t <sub>CLCL</sub> |                     |       |
| t <sub>GHDX</sub>   | Data Hold after PROG                  | 48t <sub>CLCL</sub> |                     |       |
| t <sub>EHSH</sub>   | P2.7 (ENABLE) High to V <sub>PP</sub> | 48t <sub>CLCL</sub> |                     |       |
| t <sub>SHGL</sub>   | V <sub>PP</sub> Setup to PROG Low     | 10                  |                     | μS    |
| t <sub>GLGH</sub>   | PROG Width                            | 1                   | 110                 | μS    |
| t <sub>AVQV</sub>   | Address to Data Valid                 |                     | 48t <sub>CLCL</sub> |       |
| t <sub>ELQV</sub>   | ENABLE Low to Data Valid              |                     | 48t <sub>CLCL</sub> |       |
| t <sub>EHQZ</sub>   | Data Float after ENABLE               | 0                   | 48t <sub>CLCL</sub> |       |
| t <sub>GHBL</sub>   | PROG High to BUSY Low                 |                     | 1.0                 | μS    |
| t <sub>wc</sub>     | Byte Write Cycle Time                 |                     | 2.0                 | ms    |






## Flash Programming and Verification Waveforms - Parallel Mode



## **Serial Downloading Waveforms**



## **Absolute Maximum Ratings\***

| Operating Temperature55°C to +125°                    | С |
|---|---|
| Storage Temperature65°C to +150°                      | С |
| Voltage on Any Pin with Respect to Ground1.0V to +7.0 | V |
| Maximum Operating Voltage 6.6                         | V |
| DC Output Current                                     | Α |

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **DC Characteristics**

The values shown in this table are valid for  $T_A = -40^{\circ}$ C to 85°C and  $V_{CC} = 4.0$ V to 6.0V, unless otherwise noted

| Symbol           | Parameter   | Condition  | Min                       | Max                       | Units |
|------------------|---|--|---------------------------|---------------------------|-------|
| V <sub>IL</sub>  | Input Low-voltage                                     | (Except EA)                                      | -0.5                      | 0.2 V <sub>CC</sub> - 0.1 | V     |
| V <sub>IL1</sub> | Input Low-voltage (EA)                                |  | -0.5                      | 0.2 V <sub>CC</sub> - 0.3 | V     |
| V <sub>IH</sub>  | Input Hight-voltage                                   | (Except XTAL1, RST)                              | 0.2 V <sub>CC</sub> + 0.9 | V <sub>CC</sub> + 0.5     | V     |
| V <sub>IH1</sub> | Input Hight-voltage                                   | (XTAL1, RST)                                     | 0.7 V <sub>CC</sub>       | V <sub>CC</sub> + 0.5     | V     |
| V <sub>OL</sub>  | Output Low-voltage <sup>(1)</sup> (Ports 1,2,3)       | I <sub>OL</sub> = 1.6 mA                         |                           | 0.5                       | V     |
| V <sub>OL1</sub> | Output Low-voltage <sup>(1)</sup> (Port 0, ALE, PSEN) | I <sub>OL</sub> = 3.2 mA                         |                           | 0.5                       | V     |
|                  |   | $I_{OH} = -60 \mu A, V_{CC} = 5V \pm 10\%$       | 2.4                       |                           | V     |
| $V_{OH}$         | Output Hight-voltage<br>(Ports 1,2,3, ALE, PSEN)      | I <sub>OH</sub> = -25 μA                         | 0.75 V <sub>CC</sub>      |                           | V     |
|                  | (1 010 1,2,0, 121, 1 0214)                            | I <sub>OH</sub> = -10 μA                         | 0.9 V <sub>CC</sub>       |                           | V     |
|                  |   | $I_{OH}$ = -800 $\mu$ A, $V_{CC}$ = 5V $\pm$ 10% | 2.4                       |                           | V     |
| $V_{OH1}$        | Output Hight-voltage<br>(Port 0 in External Bus Mode) | I <sub>OH</sub> = -300 μA                        | 0.75 V <sub>CC</sub>      |                           | V     |
|                  | (Fort of the External Bus Mode)                       | I <sub>OH</sub> = -80 μA                         | 0.9 V <sub>CC</sub>       |                           | V     |
| I <sub>IL</sub>  | Logical 0 Input Current (Ports 1,2,3)                 | V <sub>IN</sub> = 0.45V                          |                           | -50                       | μА    |
| I <sub>TL</sub>  | Logical 1 to 0 Transition Current (Ports 1,2,3)       | $V_{IN} = 2V, V_{CC} = 5V \pm 10\%$              |                           | -650                      | μΑ    |
| I <sub>LI</sub>  | Input Le <u>akage</u> Current<br>(Port 0, EA)         | 0.45 < V <sub>IN</sub> < V <sub>CC</sub>         |                           | ±10                       | μА    |
| RRST             | Reset Pull-down Resistor                              |  | 50                        | 300                       | ΚΩ    |
| C <sub>IO</sub>  | Pin Capacitance                                       | Test Freq. = 1 MHz, T <sub>A</sub> = 25°C        |                           | 10                        | pF    |
|                  | Dower Cumby Current                                   | Active Mode, 12 MHz                              |                           | 25                        | mA    |
|                  | Power Supply Current                                  | Idle Mode, 12 MHz                                |                           | 6.5                       | mA    |
| I <sub>CC</sub>  | Power-down Mode (2)                                   | V <sub>CC</sub> = 6V                             |                           | 100                       | μА    |
|                  | Power-down wode (=/                                   | V <sub>CC</sub> = 3V                             |                           | 40                        | μА    |

Notes: 1. Under steady state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows:

Maximum I<sub>OL</sub> per port pin: 10 mA

Maximum I<sub>OL</sub> per 8-bit port:

Port 0: 26 mA Ports 1,2, 3: 15 mA Maximum total  $I_{OL}$  for all output pins: 71 mA If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

2. Minimum  $V_{CC}$  for Power-down is 2V.





### **AC Characteristics**


Under operating conditions, load capacitance for Port 0, ALE/ $\overline{PROG}$ , and  $\overline{PSEN}$  = 100 pF; load capacitance for all other outputs = 80 pF.

# **External Program and Data Memory Characteristics**


|                     |                                    | 12MHz ( | Oscillator | Variable (               | Oscillator               |       |
|---------------------|------------------------------------|---------|------------|--------------------------|--------------------------|-------|
| Symbol              | Parameter                          | Min     | Max        | Min                      | Max                      | Units |
| 1/t <sub>CLCL</sub> | Oscillator Frequency               |         |            | 0                        | 24                       | MHz   |
| t <sub>LHLL</sub>   | ALE Pulse Width                    | 127     |            | 2t <sub>CLCL</sub> - 40  |                          | ns    |
| t <sub>AVLL</sub>   | Address Valid to ALE Low           | 43      |            | t <sub>CLCL</sub> - 13   |                          | ns    |
| t <sub>LLAX</sub>   | Address Hold after ALE Low         | 48      |            | t <sub>CLCL</sub> - 20   |                          | ns    |
| t <sub>LLIV</sub>   | ALE Low to Valid Instruction In    |         | 233        |                          | 4t <sub>CLCL</sub> - 65  | ns    |
| t <sub>LLPL</sub>   | ALE Low to PSEN Low                | 43      |            | t <sub>CLCL</sub> - 13   |                          | ns    |
| t <sub>PLPH</sub>   | PSEN Pulse Width                   | 205     |            | 3t <sub>CLCL</sub> - 20  |                          | ns    |
| t <sub>PLIV</sub>   | PSEN Low to Valid Instruction In   |         | 145        |                          | 3t <sub>CLCL</sub> - 45  | ns    |
| t <sub>PXIX</sub>   | Input Instruction Hold after PSEN  | 0       |            | 0                        |                          | ns    |
| t <sub>PXIZ</sub>   | Input Instruction Float after PSEN |         | 59         |                          | t <sub>CLCL</sub> - 10   | ns    |
| t <sub>PXAV</sub>   | PSEN to Address Valid              | 75      |            | t <sub>CLCL</sub> - 8    |                          | ns    |
| t <sub>AVIV</sub>   | Address to Valid Instruction In    |         | 312        |                          | 5t <sub>CLCL</sub> - 55  | ns    |
| t <sub>PLAZ</sub>   | PSEN Low to Address Float          |         | 10         |                          | 10                       | ns    |
| t <sub>RLRH</sub>   | RD Pulse Width                     | 400     |            | 6t <sub>CLCL</sub> - 100 |                          | ns    |
| t <sub>WLWH</sub>   | WR Pulse Width                     | 400     |            | 6t <sub>CLCL</sub> - 100 |                          | ns    |
| t <sub>RLDV</sub>   | RD Low to Valid Data In            |         | 252        |                          | 5t <sub>CLCL</sub> - 90  | ns    |
| t <sub>RHDX</sub>   | Data Hold after RD                 | 0       |            | 0                        |                          | ns    |
| t <sub>RHDZ</sub>   | Data Float after RD                |         | 97         |                          | 2t <sub>CLCL</sub> - 28  | ns    |
| t <sub>LLDV</sub>   | ALE Low to Valid Data In           |         | 517        |                          | 8t <sub>CLCL</sub> - 150 | ns    |
| t <sub>AVDV</sub>   | Address to Valid Data In           |         | 585        |                          | 9t <sub>CLCL</sub> - 165 | ns    |
| t <sub>LLWL</sub>   | ALE Low to RD or WR Low            | 200     | 300        | 3t <sub>CLCL</sub> - 50  | 3t <sub>CLCL</sub> + 50  | ns    |
| t <sub>AVWL</sub>   | Address to RD or WR Low            | 203     |            | 4t <sub>CLCL</sub> - 75  |                          | ns    |
| t <sub>QVWX</sub>   | Data Valid to WR Transition        | 23      |            | t <sub>CLCL</sub> - 20   |                          | ns    |
| t <sub>QVWH</sub>   | Data Valid to WR High              | 433     |            | 7t <sub>CLCL</sub> - 120 |                          | ns    |
| t <sub>WHQX</sub>   | Data Hold after WR                 | 33      |            | t <sub>CLCL</sub> - 20   |                          | ns    |
| t <sub>RLAZ</sub>   | RD Low to Address Float            |         | 0          |                          | 0                        | ns    |
| t <sub>WHLH</sub>   | RD or WR High to ALE High          | 43      | 123        | t <sub>CLCL</sub> - 20   | t <sub>CLCL</sub> + 25   | ns    |



## **External Data Memory Write Cycle**



### **External Clock Drive Waveforms**



## **External Clock Drive**


| Symbol              | Parameter            | V <sub>CC</sub> = 4.0V to 6.0V |     |       |
|---------------------|----------------------|--------------------------------|-----|-------|
|                     |                      | Min                            | Max | Units |
| 1/t <sub>CLCL</sub> | Oscillator Frequency | 0                              | 24  | MHz   |
| t <sub>CLCL</sub>   | Clock Period         | 41.6                           |     | ns    |
| t <sub>CHCX</sub>   | High Time            | 15                             |     | ns    |
| t <sub>CLCX</sub>   | Low Time             | 15                             |     | ns    |
| t <sub>CLCH</sub>   | Rise Time            |                                | 20  | ns    |
| t <sub>CHCL</sub>   | Fall Time            |                                | 20  | ns    |

## **Serial Port Timing: Shift Register Mode Test Conditions**

The values in this table are valid for  $V_{CC} = 4.0V$  to 6V and Load Capacitance = 80 pF


| Symbol            | Parameter                                | 12 MHz Oscillator |     | Variable Oscillator       |                           | Units |
|-------------------|--|-------------------|-----|---------------------------|---------------------------|-------|
|                   |  | Min               | Max | Min                       | Max                       |       |
| t <sub>XLXL</sub> | Serial Port Clock Cycle Time             | 1.0               |     | 12t <sub>CLCL</sub>       |                           | μS    |
| t <sub>QVXH</sub> | Output Data Setup to Clock Rising Edge   | 700               |     | 10t <sub>CLCL</sub> - 133 |                           | ns    |
| t <sub>XHQX</sub> | Output Data Hold after Clock Rising Edge | 50                |     | 2t <sub>CLCL</sub> - 117  |                           | ns    |
| t <sub>XHDX</sub> | Input Data Hold after Clock Rising Edge  | 0                 |     | 0                         |                           | ns    |
| t <sub>XHDV</sub> | Clock Rising Edge to Input Data<br>Valid |                   | 700 |                           | 10t <sub>CLCL</sub> - 133 | ns    |

## **Shift Register Mode Timing Waveforms**



# **AC Testing Input/Output Waveforms**(1)

# Float Waveforms<sup>(1)</sup>






Notes: 1. AC Inputs during testing are driven at  $V_{CC}$  - 0.5V for a logic 1 and 0.45V for a logic 0. Timing measurements are made at  $V_{IH}$  min. for a logic 1 and  $V_{IL}$  max. for a logic 0.


Notes: 1. For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to float when a 100 mV change from the loaded  $V_{OH}/V_{OL}$  level occurs.




#### AT89S53



#### AT89S53



### AT89S53



Notes: 1. XTAL1 tied to GND for I<sub>CC</sub> (power-down)

2. Lock bits programmed

# **Ordering Information**

| Speed<br>(MHz) | Power<br>Supply | Ordering Code | Package | Operation Range |
|----------------|-----------------|---------------|---------|-----------------|
| 24             | 4.0V to 6.0V    | AT89S53-24AC  | 44A     | Commercial      |
|                |                 | AT89S53-24JC  | 44J     | (0°C to 70°C)   |
|                |                 | AT89S53-24PC  | 40P6    |                 |
|                | 4.0V to 6.0V    | AT89S53-24AI  | 44A     | Industrial      |
|                |                 | AT89S53-24JI  | 44J     | (-40°C to 85°C) |
|                |                 | AT89S53-24PI  | 40P6    |                 |
| 33             | 4.5V to 5.5V    | AT89S53-33AC  | 44A     | Commercial      |
|                |                 | AT89S53-33JC  | 44J     | (0°C to 70°C)   |
|                |                 | AT89S53-33PC  | 40P6    |                 |
|                |                 |               |         |                 |

|  | = Preliminary Information |
|--|---------------------------|
|--|---------------------------|


| Package Type |  |  |  |  |
|--------------|--|--|--|--|
| 44A          | 44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)     |  |  |  |
| 44J          | 44J 44-lead, Plastic J-leaded Chip Carrier (PLCC)        |  |  |  |
| 40P6         | 40-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) |  |  |  |





# **Packaging Information**

#### 44A - TQFP



# **COMMON DIMENSIONS**

(Unit of Measure = mm)

| SYMBOL | MIN      | NOM   | MAX   | NOTE   |
|--------|----------|-------|-------|--------|
| Α      | _        | _     | 1.20  |        |
| A1     | 0.05     | _     | 0.15  |        |
| A2     | 0.95     | 1.00  | 1.05  |        |
| D      | 11.75    | 12.00 | 12.25 |        |
| D1     | 9.90     | 10.00 | 10.10 | Note 2 |
| Е      | 11.75    | 12.00 | 12.25 |        |
| E1     | 9.90     | 10.00 | 10.10 | Note 2 |
| В      | 0.30     | _     | 0.45  |        |
| С      | 0.09     | _     | 0.20  |        |
| L      | 0.45     | _     | 0.75  |        |
| е      | 0.80 TYP |       |       |        |

1. This package conforms to JEDEC reference MS-026, Variation ACB.

2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.

3. Lead coplanarity is 0.10 mm maximum.

10/5/2001

| <b>AIMEL</b> | 2325 ( |
|--------------|--------|
| AIIIEL       | San Jo |

Notes:


Orchard Parkway ose, CA 95131


TITLE

44A, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)

| DRAWING NO. | REV. |
|-------------|------|
| 44A         | В    |

### **44J - PLCC**





# **COMMON DIMENSIONS**

(Unit of Measure = mm)

| SYMBOL | MIN       | NOM | MAX    | NOTE   |
|--------|-----------|-----|--------|--------|
| А      | 4.191     | -   | 4.572  |        |
| A1     | 2.286     | _   | 3.048  |        |
| A2     | 0.508     | _   | _      |        |
| D      | 17.399    | -   | 17.653 |        |
| D1     | 16.510    | _   | 16.662 | Note 2 |
| E      | 17.399    | _   | 17.653 |        |
| E1     | 16.510    | _   | 16.662 | Note 2 |
| D2/E2  | 14.986    | _   | 16.002 |        |
| В      | 0.660     | _   | 0.813  |        |
| B1     | 0.330     | _   | 0.533  |        |
| е      | 1.270 TYP |     |        |        |

Notes:

- 1. This package conforms to JEDEC reference MS-018, Variation AC.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

10/04/01



2325 Orchard Parkway San Jose, CA 95131

TITLE 44J, 44-lead, Plastic J-leaded Chip Carrier (PLCC) DRAWING NO. REV. 44J В





### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

#### **Regional Headquarters**

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

### **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0

Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High-Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2006. All rights reserved. Atmel®, logo and combinations thereof, Everywhere You Are® and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.