

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Details	
Product Status	Active
Core Processor	8052
Core Size	8-Bit
Speed	40MHz
Connectivity	EBI/EMI, UART/USART
Peripherals	POR, WDT
Number of I/O	36
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-BQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/w78e058dfg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	22.4 48-pin	LQFP			83
23	REVISION HIS	STORY			
				Publication Release Dat	
			- 3 -		Revision A09

## **3 PARTS INFORMATION LIST**

## 3.1 Lead Free (RoHS) Parts information list

Table 3-1: Lead Free (RoHS) Parts information list

PART NO.	APROM FLASH SIZE	LDROM FLASH SIZE	RAM	PACKAGE	Temperature grade
W78E516DDG			512 Bytes	DIP-40 Pin	
W78E516DPG	64K Bytes	4K Bytes	512 Bytes	PLCC-44 Pin	-40°C~85°C
W78E516DFG	04r Dyles	4K Byles	512 Bytes	PQFP-44 Pin	-40 C~85 C
W78E516DLG			512 Bytes	LQFP-48 Pin	200
W78E058DDG			512 Bytes	DIP-40 Pin	-A-
W78E058DPG	32K Bytes	4K Bytes	512 Bytes	PLCC-44 Pin	-40°C~85°C
W78E058DFG	JZIN Dytes	4R Dytes	512 Bytes	PQFP-44 Pin	-40 C~05 C
W78E058DLG			512 Bytes	LQFP-48 Pin	200



### 7.7.5 Stack Pointer

The W78E516D/W78E058D series has an 8-bit Stack Pointer which points to the top of the Stack. This stack resides in the Scratch Pad RAM in the W78E516D/W78E058D series. Hence the size of the stack is limited by the size of this RAM.

### 7.7.6 Scratch-pad RAM

The W78E516D/W78E058D series has a 256 bytes on-chip scratch-pad RAM. This can be used by the user for temporary storage during program execution. A certain section of this RAM is bit addressable, and can be directly addressed for this purpose.

### 7.7.7 AUX-RAM

AUX-RAM 0H~255H is addressed indirectly as the same way to access external data memory with the MOVX instruction. The data memory region is from 0000H to 00FFH. Memory MAP shows the memory map for this product series. W78E516D/W78E058D series can read/write 256 bytes AUX RAM by the MOVX instruction.



## Special Function Registers:

· ·		1	-								1
SYMBOL	DEFINITION	ADDRESS	MSB		BIT AD	DRESS, S	/MBOL		1	LSB	RESET
CHPENR	Chip enable register	F6H									1111 0110
В	B register	F0H	(F7)	(F6)	(F5)	(F4)	(F3)	(F2)	(F1)	(F0)	0000 0000
ACC	Accumulator	E0H	(E7)	(E6)	(E5)	(E4)	(E3)	(E2)	(E1)	(E0)	0000 0000
P4	Port 4	D8H			- 4		P43	P42	P41	P40	0000 1111
PSW	Program status word	D0H	(D7) CY	(D6) AC	(D5) F0	(D4) RS1	(D3) RS0	(D2) OV	(D1) F1	(D0) P	0000 0000
TH2	T2 reg. high	CDH				~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	S	25			0000 0000
TL2	T2 reg. low	ССН					Ya				0000 0000
RCAP2H	T2 capture low	СВН					2	2	12		0000 0000
RCAP2L	T2 capture high	CAH						0	12	S-	0000 0000
T2CON	Timer 2 control	C8H	(CF) TF2	(CE) EXF2	(CD) RCLK	(CC) TCLK	(CB) EXEN2	(CA) TR2	(C9) C/T2	(C8) CP/RL2	0000 0000
SFRCN	SFR for program control	C7H							1	100	0000 0000
SFRFD	SFR for program data	C6H							17		0000 0000
SFRAH	Port4 base address high register	C5H							1	6	0000 0000
SFRAL	Port4 base address low register	C4H								4	0000 0000
P4CONB	Port 4 control B	СЗН	P43FUN1	P43FUN0	P43CMP1	P43COM0	P42FUN1	P42FUN0	P42CMP1	P42CMP2	0000 0000
P4CONA	Port 4 control A	C2H	P41UN1	P41FUN0	P41CMP1	P41COM0	P40FUN1	P40FUN0	P40CMP1	P40CMP2	0000 0000
XICON	External interrupt control	C0H	PX3	EX3	IE3	IT3	PX2	EX2	IE2	IT2	0000 0000
CHPCON	Chip Control	BFH	SWRESET			ENAUXRA M			FBOOTSL	FPROGEN	XXX0 0000B <sup>[1]</sup>
IP	Interrupt priority	B8H	(BF) -	(BE) -	(BD) PT2	(BC) PS	(BB) PT1	(BA) PX1	(B9) PT0	(B8) PX0	x000 0000
P43AH	Port 4.3 comparator high address	B5H									0000 0000
P43AL	Port 4.3 comparator low address	B4H									0000 0000
P3	Port 3	B0H	(B7) RD	(B6) WR	(B5) T1	(B4) T0	(B3) INT1	(B2) INT0	(B1) TXD	(B0) RXD	1111 1111
P2ECON	Port 2 expanded control	AEH	P43CSINV	P42CSIN V	P41CSIN V	P40CSIN V	-	-			0000 0000
P42AH	Port 4.2 comparator high address	ADH									0000 0000
P42AL	Port 4.3 comparator low address	ACH									0000 0000
IE	Interrupt enable	A8H	(AF) EA	(AE) -	(AD) ET2	(AC) ES	(AB) ET1	(AA) EX1	(A9) ET0	(A8) EX0	0000 0000
P2	Port 2	A0H	(A7) A15	(A6) A14	(A5) A13	(A4) A12	(A3) A11	(A2) A10	(A1) A9	(A0) A8	1111 1111
SBUF	Serial buffer	99H									xxxx xxxxE
SCON	Serial control	98H	(9F) SM0/FE	(9E) SM1	(9D) SM2	(9C) REN	(9B) TB8	(9A) RB8	(99) TI	(98) RI	0000 0000
P41AH	Port 4.1 comparator high address	95H									0000 0000
P41AL	Port 4.1 comparator low address	94H									0000 0000
P1	Port 1	90H	(97)	(96)	(95)	(94)	(93)	(92)	(91) T2EX	(90) T2	1111 1111
WDTC	Watchdog control	8FH	ENW	CLRW	WIDL	-	-	PS2	PS1	PS0	0000 0000
AUXR	Auxiliary	8EH	-		-	1			-	ALE_OFF	0000 0110
TH1	Timer high 1	8DH	1	1		1		1			0000 0000
тно	Timer high 0	8CH									0000 0000
TL1	Timer low 1	8BH									0000 0000
			1			L			ļ		
TL0	Timer low 0	8AH	3.1								0000 0000

	L	DPH.6	DPH.5		DPH.3	DPH.2		
Mnem	onic: DPH				750			Address: 83
BIT	NAME	FUNCTI	ON		251 -	2		
7-0	DPH.[7:0]	This is the thick of the test of t	ne high byte	of the standar	d 8052 16-bit	data pointer.		
P4.0 E	Base Addr	ess Low By	te Register					
Bit:	7	6	5	4	3	2	1	0
	P40AL.7	P40AL.6	P40AL.5	P40AL.4	P40AL.3	P40AL.2	P40AL.1	P40AL.0
Mnem	onic: P40/	AL.	1		1	901		Address: 84
BIT	NAME	FUNCT	ION			S.	D° C	5.
7-0	P40AL.[7	7:0] The Ba		s register for ess.	comparato	r of P4.0. P	40AL conta	ains the low
							Va	222
P4.0 E	Base Addr	ess High By	te Registe	r				
Bit:	7	6	5	4	3	2	1	0
	P40AH.7	P40AH.6	P40AH.5	P40AH.4	P40AH.3	P40AH.2	P40AH.1	P40AH.0
Mnem	onic:P40A	'H	4	•	•	•		Address: 85
BIT	NAME	FUNCT	TION					
7-0	P40AH.[7		ase address yte of addre	s register for ess.	comparator	of P4.0. P4	IOAH conta	ins the High
	_		yte of addre		comparator 3 -	of P4.0. P4	10AH conta 1 -	0 P0UP
Port 0 Bit:	Pull up C	Option Regis	yte of addre ter	ess.			1	0 P0UP
Port 0 Bit:	Pull up C 7 -	Option Regis	yte of addre ter 5 -	ess.			1	0 P0UP
Port 0 Bit: Mnem	Pull up C 7 - onic: P0Ul	Option Regis 6 - PR FUNCTIO 0: Port 0 p	yte of addre ter 5 - N ins are ope	4 -	3	2	1	0 P0UP Address: 86
Port 0 Bit: Mnem BIT 0	Pull up C 7 - onic: P0UI NAME	Option Regis 6 - PR FUNCTIO 0: Port 0 p	yte of addre ter 5 - N ins are ope	4 -	3	2	1	0 P0UP Address: 86
Port 0 Bit: Mnem BIT 0 Powe	Pull up C 7 - onic: P0Ul NAME P0UP	order b option Regis 6 - PR FUNCTION 0: Port 0 p 1: Port 0 p	yte of addre ter 5 - N ins are ope ins are inte	4 - n-drain. rnally pulled-	3 - up. Port 0 is	2 -	1 -	0 POUP Address: 86
Port 0 Bit: Mnem BIT 0	Pull up C 7 - onic: P0Ul NAME P0UP r Control 7	order b option Regis 6 - PR FUNCTIO 0: Port 0 p 1: Port 0 p 6	yte of addre ter 5 - N ins are ope	4 -	3 	2 - structurally	1 -	0 POUP Address: 86 as Port 2.
Port 0 Bit: Mnem BIT 0 Powe Bit:	Pull up C 7 - onic: POUI NAME POUP r Control 7 SMOD	order b option Regis 6 - PR FUNCTION 0: Port 0 p 1: Port 0 p 6 SMOD0	yte of addre	4 - n-drain. rnally pulled-	3 - up. Port 0 is	2 -	1 -	0 POUP Address: 86 as Port 2. 0 IDL
Port 0 Bit: Mnem BIT 0 Powe Bit: Mnem	Pull up C 7 - onic: POUI NAME POUP r Control 7 SMOD onic: PCO	order b option Regis 6 - PR FUNCTION 0: Port 0 p 1: Port 0 p 6 SMOD0	yte of addre	4 - n-drain. rnally pulled-	3 	2 - structurally	1 -	0 POUP Address: 86 as Port 2. 0 IDL
Port 0 Bit: Mnem BIT 0 Powe Bit: Mnem BIT	Pull up C 7 - onic: POUI NAME POUP r Control 7 SMOD onic: PCO NAME	order b option Regis 6 - PR FUNCTION 0: Port 0 p 1: Port 0 p 6 SMOD0 N FUNCTION	yte of addre	4 - n-drain. rnally pulled- 4 -	3 - up. Port 0 is 3 GF1	2 - structurally 2 GF0	1 - the same a 1 PD	0 POUP Address: 86 as Port 2. 0 IDL Address: 87
Port 0 Bit: Mnem BIT 0 Powe Bit: Mnem	Pull up C 7 - onic: POUI NAME POUP r Control 7 SMOD onic: PCO	order b option Regis 6 - PR FUNCTION 0: Port 0 p 1: Port 0 p 6 SMOD0 N FUNCTION 1: This bit of	yte of addre	4 - n-drain. rnally pulled-	3 up. Port 0 is 3 GF1 aud rate in n	2 - structurally 2 GF0 node 1, 2, a	1 - the same a 1 PD	0 POUP Address: 86 as Port 2. 0 IDL Address: 87 set to 1.

# nuvoTon

	GATE	C/T	M1	MO	GATE	C/T	M1	MO
	TIMER1	ł			TIMER0	•		
Mnem	onic: TMO	D			D. A	S		Address: 89h
BIT	NAME	FUNCTION			MAN N			
7	GATE	Gating cont	rol: When	this bit is se	et, Timer/coun	ter 1 is ena	bled only w	hile the INT1
					t is set. When TR1 control		e INT1 pin	has no effect,
6	C/T				lear, Timer 1 i edges on the		ted by the i	nternal clock.
5	M1	Timer 1 mo	de select	bit 1. See ta	ble below.	0	200	6
4	M0	Timer 1 mo	de select	bit 0. See ta	ble below.	-	NO V	25
3	GATE	Gating cont	rol: When	this bit is se	et, Timer/coun	iter 0 is ena	bled only w	while the $\overline{INT0}$
					t is set. When never TR0 coi	-		has no ef-
2	C/T				lear, Timer 0 i edges on the		ted by the i	nternal clock.
1	M1	Timer 0 mo	de select	bit 1. See ta	ble below.			Sign
0	MO	Timer 0 mo	de select	bit 0. See ta	ble below.			1

#### M1, M0: Mode Select bits:

M1	MO	MODE
0	0	Mode 0: 8-bit timer/counter TLx serves as 5-bit pre-scale.
0	1	Mode 1: 16-bit timer/counter, no pre-scale.
1	0	Mode 2: 8-bit timer/counter with auto-reload from THx.
1	1	Mode 3: (Timer 0) TL0 is an 8-bit timer/counter controlled by the standard Timer0 control bits. TH0 is an 8-bit timer only controlled by Timer1 control bits. (Timer 1) Timer/Counter 1 is stopped.

## Timer 0 LSB

Bit:	7	6	5	4	3	2	1	0
	TL0.7	TL0.6	TL0.5	TL0.4	TL0.3	TL0.2	TL0.1	TL0.0
Mnem	onic: TL0							Address: 8Ah
BIT	NAME	FUNCTION	١					
7-0	TL0.[7:0]	Timer 0 LS	B.					

### Timer 1 LSB

Bit:	7	6	5	4	3	2	1	0
	TL1.7	TL1.6	TL1.5	TL1.4	TL1.3	TL1.2	TL1.1	TL1.0

## nuvoTon

	(F04KMODE)	(MUST SET 0) (MUST SET 0)
Mnem	onic: CHPCON	Address: BFh
BIT	NAME	FUNCTION
7	SWRESET(F04KMODE)	When this bit is set to 1, and both FBOOTSL and FPROGEN are set to 1. It will enforce microcontroller reset to initial condition just like power on reset. This action will re-boot the microcontroller and start to normal operation. To read this bit can determine that the F04KBOOT mode is running.
4	ENAUXRAM	1: Enable on-chip AUX-RAM. 0: Disable the on-chip AUX-RAM
1	FBOOTSL	The Loader Program Location Select. 0: The Loader Program locates at the 64K/32K Byte flash memory bank. 1: The Loader Program locates at the 4KB flash memory bank.
0	FPROGEN	<ul> <li>Flash EPROM Programming Enable</li> <li>1: Enable. The microcontroller switches to the programming flash mode after entering the idle mode and waken up from interrupt. The microcontroller will execute the loader program while in on-chip programming mode.</li> <li>0: Disable. The on-chip flash memory is read-only. In-system programmability is disabled.</li> </ul>

### **External Interrupt Control**

Bit:	7	6	5	4	3	2	1	0
	PX3	EX3	IE3	IT3	PX2	EX2	IE2	IT2

Mnemonic: XICON Address: C0h BIT NAME **FUNCTION** 7 PX3 External interrupt 3 priority high if set EX3 6 External interrupt 3 enable if set 5 IE3 If IT3 = 1, IE3 is set/cleared automatically by hardware when interrupt is detected/serviced 4 IT3 External interrupt 3 is falling-edge/low-level triggered when this bit is set/cleared by software PX2 3 External interrupt 2 priority high if set 2 EX2 External interrupt 2 enable if set 1 IE2 If IT2 = 1, IE2 is set/cleared automatically by hardware when interrupt is detected/serviced External interrupt 2 is falling-edge/low-level triggered when this bit is set/cleared 0 IT2 by software

Port 4 control A

BIT	NAME		FUNCT	ION						
7-0	SFRAL.[7:	0]		ogramming L contains tl					ory in progran	nming moc
SFR	program of a	add	lress hig	jh						
Bit:	7	6		5	4	3		2	1	0
	SFRAH.7	SF	FRAH.6	SFRAH.5	SFRAH.4	SFR	AH.3	SFRAH	I.2 SFRAH.1	SFRAH.
Mnen	nonic: SFRAI	Η						2	2.0	Address: C
BIT	NAME		FUNCT	ION				0	25.90	25
7-0	SFRAH.[7:	:0]		ogramming a					in programmi	ng mode.
-	program Foi		ata							
Bit:	7	6		5	4	3		2	1	0
	SFRFD.7	SI	-RFD.6	SFRFD.5	SFRFD.4	SFRI	-D.3	SFRFD	-	SFRFD.
										Address: C
SFRF			r							Augure 35. C
BIT	NAME		FUNCT							
		0]			data for on-	-chip fla:	sh mer	nory in	programming	
<b>BIT</b> 7-0	NAME SFRFD.[7:	-	The pro		data for on-	-chip fla:	sh mer	nory in		
BIT 7-0 SFR 1	NAME SFRFD.[7:	Co	The pro	ogramming o			sh mer		programming	mode.
<b>BIT</b> 7-0	NAME SFRFD.[7:	- Co 6	The pro	5	4	3		2	programming 1	mode.
BIT 7-0 SFR 1 Bit:	NAME SFRFD.[7: for Program 7 -	- Co 6	The pro	ogramming o					programming 1 CTRL1	0 CTRL0
BIT 7-0 SFR 1 Bit: SFRC	NAME SFRFD.[7: or Program 7 -	- Co 6	The pro	5 OEN	4	3		2	programming 1 CTRL1	0 CTRL0
BIT 7-0 SFR 1 Bit: SFRC BIT	NAME SFRFD.[7: or Program 7 - N NAME	- Co 6	The pro ontrol FWIN FUNCT	5 OEN	4 CEN	3 CTRI	L3	2 CTRL2	programming 1 CTRL1	mode.
BIT 7-0 SFR 1 Bit: SFRC	NAME SFRFD.[7: or Program 7 -	- Co 6	The pro ontrol FWIN FUNCT On-chip	5 OEN TION 5 FLASH EF	4 CEN PROM banł	3 CTRI	L3 for in-s	2 CTRL2	programming 1 CTRL1 programming.	0 CTRL0 Address: C
BIT 7-0 SFR 1 Bit: SFRC BIT	NAME SFRFD.[7: or Program 7 - N NAME	- Co 6	The pro ontrol FWIN FUNCT On-chip 0: 64K	5 OEN OEN TION 5 FLASH EF 5 bytes FL	4 CEN PROM banł	3 CTRI	L3 for in-s	2 CTRL2	programming 1 CTRL1	0 CTRL0 Address: C
BIT 7-0 SFR 1 Bit: SFRC BIT	NAME SFRFD.[7: or Program 7 - N NAME	- Co 6	The pro ontrol FWIN FUNCT On-chip 0: 64K prograr	5 OEN OEN FION o FLASH EF & bytes FL mming.	4 CEN PROM bank ASH EPR	3 CTRI k select	L3 for in-s nk is	2 CTRL2 system p selecte	programming 1 CTRL1 programming. ed as destina	0 CTRL0 Address: C
BIT 7-0 SFR 1 Bit: SFRC BIT	NAME SFRFD.[7: or Program 7 - N NAME	- Co 6	The pro ontrol FWIN FUNCT On-chip 0: 64K prograr	5 OEN OEN DFLASH EF OFLASH EF Softes FL mming. bytes FLA	4 CEN PROM bank ASH EPR	3 CTRI k select	L3 for in-s nk is	2 CTRL2 system p selecte	programming 1 CTRL1 programming.	0 CTRL0 Address: C
BIT 7-0 SFR 1 Bit: SFRC BIT	NAME SFRFD.[7: or Program 7 - N NAME	- Co 6	The pro ontrol FWIN FUNCT On-chip 0: 64K prograr 1: 4K prograr	5 OEN OEN DFLASH EF OFLASH EF Softes FL mming. bytes FLA	4 CEN PROM bank ASH EPR	3 CTRI k select COM ba	L3 for in-s nk is	2 CTRL2 system p selecte	programming 1 CTRL1 programming. ed as destina	0 CTRL0 Address: C
BIT 7-0 SFR 1 Bit: SFRC BIT 6	NAME SFRFD.[7: or Program 7 - N NAME WFWIN	- Co 6	The pro ontrol FWIN FUNCT On-chip 0: 64K prograr 1: 4K prograr FLASH	5 OEN OEN OFLASH EF OFLASH EF Softes FLA mming. bytes FLA mming.	4 CEN PROM bank ASH EPR ASH EPRO	3 CTRI k select COM ba	L3 for in-s nk is	2 CTRL2 system p selecte	programming 1 CTRL1 programming. ed as destina	0 CTRL0 Address: C
BIT 7-0 SFR 1 Bit: SFRC BIT 6	NAME SFRFD.[7: or Program 7 - N NAME WFWIN	6 W	The pro ontrol FWIN FUNCT On-chip 0: 64K prograr 1: 4K prograr FLASH	5 OEN DEN DEN DEN DEN DEN DEN DEN DEN DEN D	4 CEN PROM bank ASH EPR ASH EPR ASH EPRO	3 CTRI k select COM ba	L3 for in-s nk is	2 CTRL2 system p selecte	programming 1 CTRL1 programming. ed as destina	0 CTRL0 Address: C
BIT 7-0 SFR 1 Bit: SFRC BIT 6 5 4	NAME SFRFD.[7: or Program 7 - CN NAME WFWIN OEN CEN	6 W	The pro	5 OEN OEN OFLASH EF OFLASH EF OFLASH EF Solution	4 CEN PROM bank ASH EPR ASH EPRO Itput enable.	3 CTRI k select COM ba	L3 for in-s nk is	2 CTRL2 system p selecte	programming 1 CTRL1 programming. ed as destina	0 CTRL0 Address: C
BIT 7-0 SFR 1 Bit: SFRC BIT 6 5 4	NAME SFRFD.[7: or Program 7 - CN NAME WFWIN OEN CEN	6 W	The pro	5 OEN OEN FLASH EF OFLASH EF OFLASH EF OFLASH EF OFLASH EF OFLASH EF OFLASH OFLAS SUBJECT OFLASH OFLAS OFLASH OFLAS OFLA	4 CEN PROM bank ASH EPR ASH EPRO Itput enable.	3 CTRI k select OM ba OM bar e.	L3 for in-s nk is	2 CTRL2 system p selecte	programming 1 CTRL1 programming. ed as destina d as destina	0 CTRL0 Address: C

Bit:	7	6		5	4	3	2	1	0	
	RCAP2L.7	RC	AP2L.6	RCAP2L.5	RCAP2L.4	RCAP2L.3	RCAP2L.2	RCAP2L.1	RCAP2L.0	
Mnem	Mnemonic: RCAP2L Address: CAh									
BIT	NAME FUNCTION									
7-0	RCAP2L.[7	7:0]	captur	This register is used to capture the TL2 value when a timer 2 is configured in capture mode. RCAP2L is also used as the LSB of a 16-bit reload value when timer 2 is configured in auto-reload mode.						
Timer	Timer 2 Capture MSB									

Bit:	7	6	5	4	3	2	$n^1 \leq 0$	0		
	RCAP2h.7	RCAP2h.6	RCAP2h.5	RCAP2h.4	RCAP2h.3	RCAP2h.2	RCAP2h.1	RCAP2h.0		
Mnem	Vnemonic: RCAP2H Address: CBh									
BIT	NAME	FUNC	FUNCTION							
7-0	RCAP2H.[	2H.[7:0] This register is used to capture the TH2 value when a timer 2 is configured in capture mode. RCAP2H is also used as the MSB of a 16-bit reload value when timer 2 is configured in auto-reload mode.								

## Timer 2 LSB

Bit:	7	6	5	4	3	2	1	0
	TL2.7	TL2.6	TL2.5	TL2.4	TL2.3	TL2.2	TL2.1	TL2.0
Mnem	onic: TI 2						A	dress: CCh

Mnemonic<sup>•</sup> TI 2

winem		Address: 001
BIT	NAME	FUNCTION
7-0	TL2.[7:0]	Timer 2 LSB

### Timer 2 MSB

Bit:	7	6	5	4	3	2	1	0	
	TH2.7	TH2.6	TH2.5	TH2.4	TH2.3	TH2.2	TH2.1	TH2.0	
Mnemonic: TH2 Address: CDh									
BIT	BIT NAME FUNCTION								
7-0	TH2.[7:0]	Timer	2 MSB						

## Program Status Word PROGRAM STATUS WORD

Bit:	7	6	5	4	3	2	1	0	
	CY	AC	F0	RS1	RS0	OV	F1	Р	
Mnemonic: PSW Address: Do								D0h	
BIT	NAME	FUNCTION	RON						

Op-code	HEX Code	Bytes	W78E516D/W78E058D series Clock cycles
XRL A, R4	6C	1	12
XRL A, R5	6D	1 6	12
XRL A, R6	6E	1	12
XRL A, R7	6F	1	12
XRL A, @R0	66	1	12
XRL A, @R1	67	1	12
XRL A, direct	65	2	12
XRL A, #data	64	2	12
XRL direct, A	62	2	12
XRL direct, #data	63	3	24
CLR A	E4	1	12
CPL A	F4	1	12
RL A	23	1	12
RLC A	33	1	12
RR A	03	1	12
RRC A	13	1	12
SWAP A	C4	1	12
MOV A, R0	E8	1	12
MOV A, R1	E9	1	12
MOV A, R2	EA	1	12
MOV A, R3	EB	1	12
MOV A, R4	EC	1	12
MOV A, R5	ED	1	12
MOV A, R6	EE	1	12
MOV A, R7	EF	1	12
MOV A, @R0	E6	1	12
MOV A, @R1	E7	1	12
MOV A, direct	E5	2	12
MOV A, #data	74	2	12
MOV R0, A	F8	1	12
MOV R1, A	F9	1	12
MOV R2, A	FA	1	12
MOV R3, A	FB	1	12
MOV R4, A	FC	1	12

- 40 -

# nuvoTon

Op-code	HEX Code	Bytes	W78E516D/W78E058D series Clock cycles
CJNE R6, #data, rel	BE	3	24
CJNE R7, #data, rel	BF	3	24
DJNZ R0, rel	D8	2	24
DJNZ R1, rel	D9	2	24
DJNZ R5, rel	DD	2	24
DJNZ R2, rel	DA	2	24
DJNZ R3, rel	DB	2	24
DJNZ R4, rel	DC	2	24
DJNZ R6, rel	DE	2	24
DJNZ R7, rel	DF	2	24
DJNZ direct, rel	D5	3	24

Table 10-1: Instruction Set for W78E516D/W78E058D



## **12 POWER MANAGEMENT**

The W78E516D/W78E058D has several features that help the user to control the power consumption of the device. The power saved features have basically the POWER DOWN mode and the IDLE mode of operation.

### 12.1 Idle Mode

The user can put the device into idle mode by writing 1 to the bit PCON.0. The instruction that sets the idle bit is the last instruction that will be executed before the device goes into Idle Mode. In the Idle mode, the clock to the CPU is halted, but not to the Interrupt, Timer, Watchdog timer and Serial port blocks. This forces the CPU state to be frozen; the Program counter, the Stack Pointer, the Program Status Word, the Accumulator and the other registers hold their contents. The port pins hold the logical states they had at the time Idle was activated. The Idle mode can be terminated in two ways. Since the interrupt controller is still active, the activation of any enabled interrupt can wake up the processor. This will automatically clear the Idle bit, terminate the Idle mode, and the Interrupt Service Routine (ISR) will be executed. After the ISR, execution of the program will continue from the instruction which put the device into Idle mode.

The Idle mode can also be exited by activating the reset. The device can put into reset either by applying a high on the external RST pin, a Power on reset condition or a Watchdog timer reset. The external reset pin has to be held high for at least two machine cycles i.e. 24 clock periods to be recognized as a valid reset. In the reset condition the program counter is reset to 0000h and all the SFRs are set to the reset condition. Since the clock is already running there is no delay and execution starts immediately.

## 12.2 Power Down Mode

The device can be put into Power Down mode by writing 1 to bit PCON.1. The instruction that does this will be the last instruction to be executed before the device goes into Power Down mode. In the Power Down mode, all the clocks are stopped and the device comes to a halt. All activity is completely stopped and the power consumption is reduced to the lowest possible value. The port pins output the values held by their respective SFRs.

The W78E516D/W78E058D will exit the Power Down mode with a reset or by an external interrupt pin enabled as level detects. An external reset can be used to exit the Power down state. The high on RST pin terminates the Power Down mode, and restarts the clock. The program execution will restart from 0000h. In the Power down mode, the clock is stopped, so the Watchdog timer cannot be used to provide the reset to exit Power down mode.

The W78E516D/W78E058D can be woken from the Power Down mode by forcing an external interrupt pin activated, provided the corresponding interrupt is enabled, while the global enable(EA) bit is set and the external input has been set to a level detect mode. If these conditions are met, then the high level on the external pin re-starts the oscillator. Then device executes the interrupt service routine for the corresponding external interrupt. After the interrupt service routine is completed, the program execution returns to the instruction after one which put the device into Power Down mode and continues from there.

## 15 WATCHDOG TIMER

The Watchdog timer is a free-running timer which can be programmed by the user to serve as a system monitor, a time-base generator or an event timer. It is basically a set of dividers that divide the system clock. The divider output is selectable and determines the time-out interval. When the time-out occurs a system reset can also be caused if it is enabled. The main use of the Watchdog timer is as a system monitor. This is important in real-time control applications. In case of power glitches or electromagnetic interference, the processor may begin to execute errant code. If this is left unchecked the entire system may crash. The watchdog time-out selection will result in different time-out values depending on the clock speed. The Watchdog timer will de disabled on reset. In general, software should restart the Watchdog timer to put it into a known state. The control bits that support the Watchdog timer are discussed below.

ENW : Enable watchdog if set.

CLRW : Clear watchdog timer and Pre-scalar if set. This flag will be cleared automatically

WIDL : If this bit is set, watch-dog is enabled under IDLE mode. If cleared, watchdog is disabled under IDLE mode. Default is cleared.

PS2, PS1, PS0: Watchdog Pre-scalar timer select. Pre-scalar is selected when set PS2–0 as follows:

PS2	PS1	PS0	Pre-scalar select
0	0	0	2
0	0	1	4
0	1	0	8
0	1	1	16
1	0	0	32
1	0	1	64
1	1	0	128
1	1	1	256

The time-out period is obtained using the following equation:

 $\frac{1}{OSC} \times 2^{14} \times \Pr e - scalar \times 1000 \times 12ms \text{ (12T mode)}$ 

Before Watchdog time-out occurs, the program must clear the 14-bit timer by writing 1 to WDTC.6 (CLRW). After 1 is written to this bit, the 14-bit timer, Pre-scalar and this bit will be reset on the next instruction cycle. The Watchdog timer is cleared on reset. 

- 57 -

## nuvoTon

R <sub>RST</sub>	RST-pin Internal Pull-down Resistor	2.4 < V <sub>DD</sub> < 5.5V	1	30		350	ΚΩ	
------------------	--	------------------------------	---	----	--	-----	----	--

Note:

\*1: Typical values are not guaranteed. The values listed are tested at room temperature and based on a limited number of samples.

\*2: Pins of ports 1~4 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when  $V_{IN}$  is approximately 2V.

\*3: Under steady state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows:

Maximum I<sub>OL</sub> per port pin: 20mA Maximum I<sub>OL</sub> per 8-bit port: 40mA

Maximum total I<sub>OL</sub> for all outputs: 100mA

\*4: If  $I_{OH}$  exceeds the test condition,  $V_{OH}$  will be lower than the listed specification. If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  will be higher than the listed specification.

Voltage	Max. Frequency	6T/12T mode	Note
4.5-5.5V	40MHz	12T	0
4.5-5.5V	20MHz	6T	
2.4V	20MHz	12T	
2.4V	10MHz	6T	


\*5: Tested while CPU is kept in reset state and EA=H, Port0=H.

Frequency VS Voltage Table

## **21.3 AC CHARACTERISTICS**

The AC specifications are a function of the particular process used to manufacture the part, the ratings of the I/O buffers, the capacitive load, and the internal routing capacitance. Most of the specifications can be expressed in terms of multiple input clock periods (TCP), and actual parts will usually experience less than a  $\pm 20$  nS variation. The numbers below represent the performance expected from a 0.6 micron CMOS process when using 2 and 4 mA output buffers.

## **Clock Input Waveform**



PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Operating Speed	Fop	4	-	40	MHz	1

Publication Release Date: Feb 15, 2011 Revision A09

Clock Period	TCP	25	-	-	nS	2
Clock High	Tch	10	-	-	nS	3
Clock Low	Tcl	10	-	-	nS	3

Notes:

1. The clock may be stopped indefinitely in either state.

2. The TCP specification is used as a reference in other specifications.

3. There are no duty cycle requirements on the XTAL1 input.

#### **Program Fetch Cycle**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Address Valid to ALE Low	TAAS	1 TCP-Δ	YC	2.12	nS	4
Address Hold from ALE Low	ТААН	1 TCP-∆	-	mark	nS	1, 4
ALE Low to PSEN Low	TAPL	1 TCP-∆	-	S.	nS	4
PSEN Low to Data Valid	TPDA	-	-	2 TCP	nS	2
Data Hold after PSEN High	TPDH	0	-	1 TCP	nS	3
Data Float after PSEN High	TPDZ	0	-	1 TCP	nS	
ALE Pulse Width	TALW	2 TCP-Δ	2 TCP	-	nS	4
PSEN Pulse Width	TPSW	3 тСР-∆	з тСР	-	nS	4

Notes:

1. P0.0–P0.7, P2.0–P2.7 remain stable throughout entire memory cycle.

2. Memory access time is 3 TCP.

3. Data have been latched internally prior to PSEN going high.

4. " $\Delta$ " (due to buffer driving delay and wire loading) is 20 nS.

#### **Data Read Cycle**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
ALE Low to RD Low	TDAR	3 TCP-∆	-	3 TCP+∆	nS	1, 2
RD Low to Data Valid	TDDA	-	-	4 TCP	nS	1
Data Hold from RD High	TDDH	0	-	2 TCP	nS	
Data Float from RD High	TDDZ	0	-	2 TCP	nS	
RD Pulse Width	TDRD	6 TCP-∆	6 TCP	-	nS	2

Notes:

1. Data memory access time is 8 TCP.

2. " $\Delta$ " (due to buffer driving delay and wire loading) is 20 nS.

### **Data Write Cycle**

ITEM	SYMBOL	MIN.	TYP.	MAX.	UNIT
ALE Low to WR Low	TDAW	3 TCP-∆	-	3 TCP+∆	nS
Data Valid to WR Low	TDAD	1 TCP-∆	-	-	nS
Data Hold from WR High	TDWD	1 TCP-∆	-	-	nS
WR Pulse Width	TDWR	6 TCP-∆	6 TCP	-	nS


Note: " $\Delta$ " (due to buffer driving delay and wire loading) is 20 nS.


#### **Port Access Cycle**

Г	1				1
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Port Input Setup to ALE Low	TPDS	1 TCP	-	-	nS
Port Input Hold from ALE Low	TPDH	0	2	-	nS
Port Output to ALE	TPDA	1 TCP	2 AL	-	nS


Note: Ports are read during S5P2, and output data becomes available at the end of S6P2. The timing data are referenced to ALE, since it provides a convenient reference.

## 21.4 TIMING waveforms







21.4.2 Data Read Cycle




## 21.4.3 Data Write Cycle








## 21.4.5 Reset Pin Access Cycle



Publication Release Date: Feb 15, 2011 Revision A09

- 22 PACKAGE DIMENSIONS
- 22.1 40-pin DIP



## **Important Notice**

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners