# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | dsPIC   |
| Core Size                  | 16-Bit  |
| Speed                      | 20 MIPS   |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, Motor Control PWM, QEI, POR, PWM, WDT                 |
| Number of I/O              | 20  |
| Program Memory Size        | 12KB (4K x 24)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 1K x 8  |
| RAM Size                   | 512 x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 5.5V   |
| Data Converters            | A/D 6x10b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Through Hole  |
| Package / Case             | 28-DIP (0.300", 7.62mm)   |
| Supplier Device Package    | 28-SPDIP  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/dspic30f2010-20i-sp |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Special Digital Signal Controller Features:

- Enhanced Flash program memory:
  - 10,000 erase/write cycle (min.) for industrial temperature range, 100K (typical)
- Data EEPROM memory:
- 100,000 erase/write cycle (min.) for industrial temperature range, 1M (typical)
- Self-reprogrammable under software control
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Flexible Watchdog Timer (WDT) with on-chip low-power RC oscillator for reliable operation
- Fail-Safe Clock Monitor (FSCM) operation
- Detects clock failure and switches to on-chip Low-Power RC (LPRC) oscillator
- Programmable code protection
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) programming capability
- Selectable Power Management modes - Sleep, Idle and Alternate Clock modes

# **CMOS Technology:**

- · Low-power, high-speed Flash technology
- Wide operating voltage range (2.5V to 5.5V)
- Industrial and Extended temperature ranges
- Low power consumption

### dsPIC30F Motor Control and Power Conversion Family

| Device       | Pins | Program<br>Mem. Bytes/<br>Instructions | SRAM<br>Bytes | EEPROM<br>Bytes | Timer<br>16-bit | Input<br>Cap | Output<br>Comp/Std<br>PWM | Motor<br>Control<br>PWM | A/D 10-bit<br>1 Msps | QEI | UART | IdS | I²C <sup>™</sup> |
|--------------|------|--|---------------|-----------------|-----------------|--------------|---------------------------|-------------------------|----------------------|-----|------|-----|------------------|
| dsPIC30F2010 | 28   | 12K/4K                                 | 512           | 1024            | 3               | 4            | 2                         | 6 ch                    | 6 ch                 | Yes | 1    | 1   | 1                |

#### 2.4.1 MULTIPLIER

The 17 x 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. The output of the 17 x 17-bit multiplier/scaler is a 33-bit value, which is sign-extended to 40 bits. Integer data is inherently represented as a signed two's complement value, where the MSB is defined as a sign bit. Generally speaking, the range of an N-bit two's complement integer is  $-2^{N-1}$  to  $2^{N-1} - 1$ . For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF), including '0'. For a 32-bit integer, the data is -2,147,483,648 (0x8000 0000) range to 2,147,483,645 (0x7FFF FFFF).

When the multiplier is configured for fractional multiplication, the data is represented as a two's complement fraction, where the MSB is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit two's complement fraction with this implied radix point is -1.0 to  $(1-2^{1-N})$ . For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF), including '0' and has a precision of  $3.01518 \times 10^{-5}$ . In Fractional mode, a 16x16 multiply operation generates a 1.31 product, which has a precision of  $4.65661 \times 10^{-10}$ .

The same multiplier is used to support the MCU multiply instructions, which include integer 16-bit signed, unsigned and mixed sign multiplies.

The MUL instruction may be directed to use byte or word-sized operands. Byte operands will direct a 16-bit result, and word operands will direct a 32-bit result to the specified register(s) in the W array.

# 2.4.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/ subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its preaccumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled via the barrel shifter, prior to accumulation.

# 2.4.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side and either true or complement data into the other input. In the case of addition, the carry/borrow input is active high and the other input is true data (not complemented), whereas in the case of subtraction, the carry/borrow input is active low and the other input is complemented. The adder/subtracter generates overflow status bits SA/SB and OA/OB, which are latched and reflected in the STATUS Register.

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed.
- Overflow into guard bits 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block which controls accumulator data saturation, if selected. It uses the result of the adder, the overflow status bits described above, and the SATA/B (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits have been provided to support saturation and overflow; they are:

- 1. OA:
  - ACCA overflowed into guard bits
- 2. OB:

ACCB overflowed into guard bits

3. SA:

4.

ACCA saturated (bit 31 overflow and saturation) or

ACCA overflowed into guard bits and saturated (bit 39 overflow and saturation)

SB: ACCB saturated (bit 31 overflow and saturation) or

ACCB overflowed into guard bits and saturated (bit 39 overflow and saturation)

5. OAB:

Logical OR of OA and OB

6. SAB:

Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when set and the corresponding overflow trap flag enable bit (OVATE, OVBTE) in the INTCON1 register (refer to **Section 5.0 "Interrupts"**) is set. This allows the user to take immediate action, for example, to correct system gain.

#### 4.1.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 < function> Operand 2

where Operand 1 is always a working register (i.e., the Addressing mode can only be register direct), which is referred to as Wb. Operand 2 can be a W register, fetched from data memory, or 5-bit literal. The result location can be either a W register or an address location. The following Addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- 5-bit or 10-bit Literal

| Note: | Not  | all    | instruc  | tions  | support   | all   | the   |
|-------|------|--------|----------|--------|-----------|-------|-------|
|       | Add  | ressiı | ng mod   | es giv | en above  | . Ind | ivid- |
|       | ual  | instr  | uctions  | may    | support   | diffe | erent |
|       | subs | sets c | of these | Addre  | ssing mod | des.  |       |

# 4.1.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP Accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the Addressing modes supported by most MCU instructions, Move and Accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note: For the MOV instructions, the Addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (Register Offset) field is shared between both source and destination (but typically only used by one).

In summary, the following Addressing modes are supported by Move and Accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note: Not all instructions support all the Addressing modes given above. Individual instructions may support different subsets of these Addressing modes.

#### 4.1.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY.N, MOVSAC and MSC), also referred to as MAC instructions, utilize a simplified set of Addressing modes to allow the user to effectively manipulate the data pointers through register indirect tables.

The two source operand prefetch registers must be a member of the set {W8, W9, W10, W11}. For data reads, W8 and W9 will always be directed to the X RAGU and W10 and W11 will always be directed to the Y AGU. The effective addresses generated (before and after modification) must, therefore, be valid addresses within X data space for W8 and W9 and Y data space for W10 and W11.

Note: Register Indirect with Register Offset Addressing is only available for W9 (in X space) and W11 (in Y space).

In summary, the following Addressing modes are supported by the MAC class of instructions:

- Register Indirect
- Register Indirect Post-modified by 2
- Register Indirect Post-modified by 4
- Register Indirect Post-modified by 6
- Register Indirect with Register Offset (Indexed)

#### 4.1.5 OTHER INSTRUCTIONS

Besides the various Addressing modes outlined above, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

# dsPIC30F2010

NOTES:

# 7.0 DATA EEPROM MEMORY

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046). For more information on the device instruction set and programming, refer to the "16-bit MCU and DSC Programmer's Reference Manual" (DS70157).

The Data EEPROM Memory is readable and writable during normal operation over the entire VDD range. The data EEPROM memory is directly mapped in the program memory address space.

The four SFRs used to read and write the program Flash memory are used to access data EEPROM memory as well. As described in **Section 6.0 "Flash Program Memory"**, these registers are:

- NVMCON
- NVMADR
- NVMADRU
- NVMKEY

The EEPROM data memory allows read and write of single words and 16-word blocks. When interfacing to data memory, NVMADR, in conjunction with the NVMADRU register, is used to address the EEPROM location being accessed. TBLRDL and TBLWTL instructions are used to read and write data EEPROM. The dsPIC30F devices have up to 1 Kbyte of data EEPROM, with an address range from 0x7FFC00 to 0x7FFFFE.

A word write operation should be preceded by an erase of the corresponding memory location(s). The write typically requires 2 ms to complete, but the write time will vary with voltage and temperature. A program or erase operation on the data EEPROM does not stop the instruction flow. The user is responsible for waiting for the appropriate duration of time before initiating another data EEPROM write/erase operation. Attempting to read the data EEPROM while a programming or erase operation is in progress results in unspecified data.

Control bit WR initiates write operations, similar to program Flash writes. This bit cannot be cleared, only set, in software. This bit is cleared in hardware at the completion of the write operation. The inability to clear the WR bit in software prevents the accidental or premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a  $\overline{\text{MCLR}}$  Reset, or a WDT Time-out Reset, during normal operation. In these situations, following Reset, the user can check the WRERR bit and rewrite the location. The address register NVMADR remains unchanged.

Note: Interrupt flag bit NVMIF in the IFS0 register is set when write is complete. It must be cleared in software.

## 7.1 Reading the Data EEPROM

A TBLRD instruction reads a word at the current program word address. This example uses W0 as a pointer to data EEPROM. The result is placed in register W4, as shown in Example 7-1.

#### EXAMPLE 7-1: DATA EEPROM READ

| MOV    | <pre>#LOW_ADDR_WORD,W0 ; Init Pointer</pre> |
|--------|---|
| MOV    | #HIGH_ADDR_WORD,W1                          |
| MOV    | W1 TBLPAG                                   |
| TBLRDL | [ W0 ], W4 ; read data EEPROM               |

## 8.0 I/O PORTS

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046).

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKI) are shared between the peripherals and the parallel I/O ports.

All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

## 8.1 Parallel I/O (PIO) Ports

When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with the operation of the port pin. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx), read the latch. Writes to the latch, write the latch (LATx). Reads from the port (PORTx), read the port pins, and writes to the port pins, write the latch (LATx).

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs. An example is the INT4 pin.

A parallel I/O (PIO) port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pad cell. Figure 8-1 shows how ports are shared with other peripherals, and the associated I/O cell (pad) to which they are connected. Table 8-1 shows the formats of the registers for the shared ports, PORTB through PORTF.



### 9.4 Timer Interrupt

The 16-bit timer has the ability to generate an interrupt on period match. When the timer count matches the period register, the T1IF bit is asserted and an interrupt will be generated, if enabled. The T1IF bit must be cleared in software. The timer interrupt flag T1IF is located in the IFS0 control register in the Interrupt Controller.

When the Gated Time Accumulation mode is enabled, an interrupt will also be generated on the falling edge of the gate signal (at the end of the accumulation cycle).

Enabling an interrupt is accomplished via the respective timer interrupt enable bit, T1IE. The timer interrupt enable bit is located in the IEC0 control register in the Interrupt Controller.

#### 9.5 Real-Time Clock

Timer1, when operating in Real-Time Clock (RTC) mode, provides time-of-day and event time stamping capabilities. Key operational features of the RTC are:

- Operation from 32 kHz LP oscillator
- 8-bit prescaler
- Low power
- Real-Time Clock Interrupts
- These Operating modes are determined by setting the appropriate bit(s) in the T1CON Control register

#### FIGURE 9-2: RECOMMENDED COMPONENTS FOR TIMER1 LP OSCILLATOR RTC



#### 9.5.1 RTC OSCILLATOR OPERATION

When the TON = 1, TCS = 1 and TGATE = 0, the timer increments on the rising edge of the 32 kHz LP oscillator output signal, up to the value specified in the period register, and is then Reset to '0'.

The TSYNC bit must be asserted to a logic '0' (Asynchronous mode) for correct operation.

Enabling LPOSCEN (OSCCON<1>) will disable the normal Timer and Counter modes, and enable a timer carry-out wake-up event.

When the CPU enters Sleep mode, the RTC will continue to operate, provided the 32 kHz external crystal oscillator is active and the control bits have not been changed. The TSIDL bit should be cleared to '0' in order for RTC to continue operation in Idle mode.

#### 9.5.2 RTC INTERRUPTS

When an interrupt event occurs, the respective interrupt flag, T1IF, is asserted and an interrupt will be generated, if enabled. The T1IF bit must be cleared in software. The respective Timer interrupt flag, T1IF, is located in the IFS0 status register in the Interrupt Controller.

Enabling an interrupt is accomplished via the respective timer interrupt enable bit, T1IE. The Timer interrupt enable bit is located in the IEC0 control register in the Interrupt Controller.

# 13.0 QUADRATURE ENCODER INTERFACE (QEI) MODULE

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046).

This section describes the Quadrature Encoder Interface (QEI) module and associated operational modes. The QEI module provides the interface to incremental encoders for obtaining motor positioning data. Incremental encoders are very useful in motor control applications. The Quadrature Encoder Interface (QEI) is a key feature requirement for several motor control applications, such as Switched Reluctance (SR) and AC Induction Motor (ACIM). The operational features of the QEI are, but not limited to:

- Three input channels for two phase signals and index pulse
- 16-bit up/down position counter
- Count direction status
- Position Measurement (x2 and x4) mode
- Programmable digital noise filters on inputs
- Alternate 16-bit Timer/Counter mode
- Quadrature Encoder Interface interrupts

These operating modes are determined by setting the appropriate bits QEIM<2:0> (QEICON<10:8>). Figure 13-1 depicts the Quadrature Encoder Interface block diagram.





# 14.0 MOTOR CONTROL PWM MODULE

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046).

This module simplifies the task of generating multiple, synchronized Pulse Width Modulated (PWM) outputs. In particular, the following power and motion control applications are supported by the PWM module:

- Three-Phase AC Induction Motor
- Switched Reluctance (SR) Motor
- Brushless DC (BLDC) Motor
- Uninterruptible Power Supply (UPS)

The PWM module has the following features:

- Six PWM I/O pins with three duty cycle generators
- Up to 16-bit resolution
- 'On-the-Fly' PWM frequency changes
- Edge and Center-Aligned Output modes
- Single Pulse Generation mode
- Interrupt support for asymmetrical updates in Center-Aligned mode
- Output override control for Electrically Commutative Motor (ECM) operation
- 'Special Event' comparator for scheduling other peripheral events
- FLTA pin to optionally drive each of the PWM output pins to a defined state

This module contains three duty cycle generators, numbered 1 through 3. The module has six PWM output pins, numbered PWM1H/PWM1L through PWM3H/PWM3L. The six I/O pins are grouped into high/low numbered pairs, denoted by the suffix H or L, respectively. For complementary loads, the low PWM pins are always the complement of the corresponding high I/O pin.

A simplified block diagram of the Motor Control PWM modules is shown in Figure 14-1.

The PWM module allows several modes of operation which are beneficial for specific power control applications.

### 14.14 PWM Special Event Trigger

The PWM module has a special event trigger that allows A/D conversions to be synchronized to the PWM time base. The A/D sampling and conversion time may be programmed to occur at any point within the PWM period. The special event trigger allows the user to minimize the delay between the time when A/D conversion results are acquired, and the time when the duty cycle value is updated.

The PWM special event trigger has an SFR named SEVTCMP, and five control bits to control its operation. The PTMR value for which a special event trigger should occur is loaded into the SEVTCMP register. When the PWM time base is in an Up/Down Counting mode, an additional control bit is required to specify the counting phase for the special event trigger. The count phase is selected using the SEVTDIR control bit in the SEVTCMP SFR. If the SEVTDIR bit is cleared, the special event trigger will occur on the upward counting cycle of the PWM time base. If the SEVTDIR bit is set, the special event trigger will occur on the downward count cycle of the PWM time base. The SEVTDIR control bit has no effect unless the PWM time base is configured for an Up/Down Counting mode.

#### 14.14.1 SPECIAL EVENT TRIGGER POSTSCALER

The PWM special event trigger has a postscaler that allows a 1:1 to 1:16 postscale ratio. The postscaler is configured by writing the SEVOPS<3:0> control bits in the PWMCON2 SFR.

The special event output postscaler is cleared on the following events:

- Any write to the SEVTCMP register
- Any device Reset

#### 14.15 PWM Operation During CPU Sleep Mode

The FLTA input pin has the ability to wake the CPU from Sleep mode. The PWM module generates an interrupt if the FLTA pin is driven low while in Sleep.

#### 14.16 PWM Operation During CPU Idle Mode

The PTCON SFR contains a PTSIDL control bit. This bit determines if the PWM module will continue to operate or stop when the device enters Idle mode. If PTSIDL = 0, the module will continue to operate. If PTSIDL = 1, the module will stop operation as long as the CPU remains in Idle mode.

#### 16.12.4 CLOCK ARBITRATION

Clock arbitration occurs when the master de-asserts the SCL pin (SCL allowed to float high) during any receive, transmit or Restart/Stop condition. When the SCL pin is allowed to float high, the Baud Rate Generator is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of I2CBRG and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device.

#### 16.12.5 MULTI-MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master operation support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high while another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = 0, then a bus collision has taken place. The master will set the MI2CIF pulse and reset the master portion of the I<sup>2</sup>C port to its Idle state.

If a transmit was in progress when the bus collision occurred, the transmission is halted, the TBF flag is cleared, the SDA and SCL lines are de-asserted, and a value can now be written to I2CTRN. When the user services the  $I^2C$  master event Interrupt Service Routine, if the  $I^2C$  bus is free (i.e., the P bit is set) the user can resume communication by asserting a Start condition.

If a Start, Restart, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are de-asserted, and the respective control bits in the I2CCON register are cleared to '0'. When the user services the bus collision Interrupt Service Routine, and if the I<sup>2</sup>C bus is free, the user can resume communication by asserting a Start condition.

The Master will continue to monitor the SDA and SCL pins, and if a Stop condition occurs, the MI2CIF bit will be set.

A write to the I2CTRN will start the transmission of data at the first data bit, regardless of where the transmitter left off when bus collision occurred.

In a Multi-Master environment, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the  $I^2C$ bus can be taken when the P bit is set in the I2CSTAT register, or the bus is Idle and the S and P bits are cleared.

## 16.13 I<sup>2</sup>C Module Operation During CPU Sleep and Idle Modes

#### 16.13.1 I<sup>2</sup>C OPERATION DURING CPU SLEEP MODE

When the device enters Sleep mode, all clock sources to the module are shutdown and stay at logic '0'. If Sleep occurs in the middle of a transmission, and the state machine is partially into a transmission as the clocks stop, then the transmission is aborted. Similarly, if Sleep occurs in the middle of a reception, then the reception is aborted.

# 16.13.2 I<sup>2</sup>C OPERATION DURING CPU IDLE MODE

For the  $I^2C$ , the I2CSIDL bit selects if the module will stop on Idle or continue on Idle. If I2CSIDL = 0, the module will continue operation on assertion of the Idle mode. If I2CSIDL = 1, the module will stop on Idle.

# dsPIC30F2010

NOTES:

#### 18.7.1 1 Msps CONFIGURATION GUIDELINE

The configuration for 1 Msps operation is dependent on whether a single input pin is to be sampled or whether multiple pins will be sampled.

#### 18.7.1.1 Single Analog Input

For conversions at 1 Msps for a single analog input, at least two sample and hold channels must be enabled. The analog input multiplexer must be configured so that the same input pin is connected to both sample and hold channels. The A/D converts the value held on one S/H channel, while the second S/H channel acquires a new input sample.

#### 18.7.1.2 Multiple Analog Inputs

The A/D converter can also be used to sample multiple analog inputs using multiple sample and hold channels. In this case, the total 1 Msps conversion rate is divided among the different input signals. For example, four inputs can be sampled at a rate of 250 ksps for each signal or two inputs could be sampled at a rate of 500 ksps for each signal. Sequential sampling must be used in this configuration to allow adequate sampling time on each input.

#### 18.7.1.3 1 Msps Configuration Items

The following configuration items are required to achieve a 1 Msps conversion rate.

- Comply with conditions provided in Table 19-2
- Connect external VREF+ and VREF- pins following the recommended circuit shown in Figure 18-2
- Set SSRC<2:0> = 111 in the ADCON1 register to enable the auto-convert option
- Enable automatic sampling by setting the ASAM control bit in the ADCON1 register
- Enable sequential sampling by clearing the SIMSAM bit in the ADCON1 register
- Enable at least two sample and hold channels by writing the CHPS<1:0> control bits in the ADCON2 register
- Write the SMPI<3:0> control bits in the ADCON2 register for the desired number of conversions between interrupts. At a minimum, set SMPI<3:0> = 0001 since at least two sample and hold channels should be enabled
- Configure the A/D clock period to be:

1 12 x 1,000,000 = 83.33 ns

by writing to the ADCS<5:0> control bits in the ADCON3 register

- Configure the sampling time to be 2 TAD by writing: SAMC<4:0> = 00010
- Select at least two channels per analog input pin by writing to the ADCHS register

#### 18.7.2 750 ksps CONFIGURATION GUIDELINE

The following configuration items are required to achieve a 750 ksps conversion rate. This configuration assumes that a single analog input is to be sampled.

- Comply with conditions provided in Table 18-2
- Connect external VREF+ and VREF- pins following the recommended circuit shown in Figure 18-2
- Set SSRC<2:0> = 111 in the ADCON1 register to enable the auto-convert option
- Enable automatic sampling by setting the ASAM control bit in the ADCON1 register
- Enable one sample and hold channel by setting CHPS<1:0> = 00 in the ADCON2 register
- Write the SMPI<3:0> control bits in the ADCON2 register for the desired number of conversions between interrupts
- Configure the A/D clock period to be:

$$(12+2) \times 750,000 = 95.24 \text{ ns}$$

by writing to the ADCS<5:0> control bits in the ADCON3 register

• Configure the sampling time to be 2 TAD by writing: SAMC<4:0> = 00010

#### 18.7.3 600 ksps CONFIGURATION GUIDELINE

The configuration for 600 ksps operation is dependent on whether a single input pin is to be sampled or whether multiple pins will be sampled.

#### 18.7.3.1 Single Analog Input

When performing conversions at 600 ksps for a single analog input, at least two sample and hold channels must be enabled. The analog input multiplexer must be configured so that the same input pin is connected to both sample and hold channels. The A/D converts the value held on one S/H channel, while the second S/H channel acquires a new input sample.

#### 18.7.3.2 Multiple Analog Input

The ADC can also be used to sample multiple analog inputs using multiple sample and hold channels. In this case, the total 600 ksps conversion rate is divided among the different input signals. For example, four inputs can be sampled at a rate of 150 ksps for each signal or two inputs can be sampled at a rate of 300 ksps for each signal. Sequential sampling must be used in this configuration to allow adequate sampling time on each input.

#### 18.9 Module Power-Down Modes

The module has three internal power modes. When the ADON bit is '1', the module is in Active mode; it is fully powered and functional. When ADON is '0', the module is in Off mode. The digital and analog portions of the circuit are disabled for maximum current savings. In order to return to the Active mode from Off mode, the user must wait for the ADC circuitry to stabilize.

#### 18.10 A/D Operation During CPU Sleep and Idle Modes

#### 18.10.1 A/D OPERATION DURING CPU SLEEP MODE

When the device enters Sleep mode, all clock sources to the module are shutdown and stay at logic '0'.

If Sleep occurs in the middle of a conversion, the conversion is aborted. The converter will not continue with a partially completed conversion on exit from Sleep mode.

Register contents are not affected by the device entering or leaving Sleep mode.

The A/D module can operate during Sleep mode if the A/D clock source is set to RC (ADRC = 1). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed, which eliminates all digital switching noise from the conversion. When the conversion is complete, the DONE bit will be set and the result loaded into the ADCBUF register.

If the A/D interrupt is enabled, the device will wake-up from Sleep. If the A/D interrupt is not enabled, the A/D module will then be turned off, although the ADON bit will remain set.

# 18.10.2 A/D OPERATION DURING CPU IDLE MODE

The ADSIDL bit selects if the module will stop on Idle or continue on Idle. If ADSIDL = 0, the module will continue operation on assertion of Idle mode. If ADSIDL = 1, the module will stop on Idle.

### 18.11 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off, and any conversion and acquisition sequence is aborted. The values that are in the ADCBUF registers are not modified. The A/D result register will contain unknown data after a Power-on Reset.

#### 18.12 Output Formats

The A/D result is 10 bits wide. The data buffer RAM is also 10 bits wide. The 10-bit data can be read in one of four different formats. The FORM<1:0> bits select the format. Each of the output formats translates to a 16-bit result on the data bus.

Write data will always be in right justified (integer) format.

|     |        |   |   |   |   | d09   | d08   | d07   | d06  | d05  | d04  | d03  | d02   | d01   | d00   |
|-----|--------|---|---|---|---|---|---|---|--|--|--|--|---|---|---|
|     |        |   |   |   |   |   |   |   |  |  |  |  |   |   |   |
| d09 | d08    | d07   | d06   | d05   | d04   | d03   | d02   | d01   | d00  | 0  | 0  | 0  | 0   | 0   | 0   |
|     |        |   |   |   |   |   |   |   |  |  |  |  |   |   |   |
| d09 | d08    | d07   | d06   | d05   | d04   | d03   | d02   | d01   | d00  | 0  | 0  | 0  | 0   | 0   | 0   |
| ·   |        |   | r   |   |   |   |   |   |  |  |  |  |   |   |   |
| d09 | d09    | d09   | d09   | d09   | d09   | d09   | d08   | d07   | d06  | d05  | d04  | d03  | d02   | d01   | d00   |
|     |        | 1   | r   | 1   |   |   |   | 1   |  |  |  |  |   |   |   |
| 0   | 0      | 0   | 0   | 0   | 0   | d09   | d08   | d07   | d06  | d05  | d04  | d03  | d02   | d01   | d00   |
|     | 0<br>0 | d09 d08   d09 d08   d09 d08   d09 d09   d09 d09 | d09 d08 d07   d09 d08 d07   d09 d08 d07   d09 d09 d09   d09 d09 d09 | d09 d08 d07 d06   d09 d08 d07 d06   d09 d08 d07 d06   d09 d09 d09 d09   d09 d09 d09 d09 | d09   d08   d07   d06   d05     d09   d08   d07   d06   d05     d09   d08   d07   d06   d05     d09   d09   d09   d09   d09     d09   d09   d09   d09   d09     d09   d09   d09   d09   d09     0   0   0   0   0 | d09   d08   d07   d06   d05   d04     d09   d09   d09   d09   d09   d09     d09   d09   d09   d09   d09   d09     0   0   0   0   0   0 | d09     d09   d08   d07   d06   d05   d04   d03     d09   d08   d07   d06   d05   d04   d03     d09   d08   d07   d06   d05   d04   d03     d09   d09   d09   d09   d09   d09   d09     d09   d09   d09   d09   d09   d09   d09     0   0   0   0   0   0   d09 | d09   d08     d09   d09     d09   0 | $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ |

#### FIGURE 18-4: A/D OUTPUT DATA FORMATS

## **19.0 SYSTEM INTEGRATION**

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046). For more information on the device instruction set and programming, refer to the "16-bit MCU and DSC Programmer's Reference Manual" (DS70157).

There are several features intended to maximize system reliability, minimize cost through elimination of external components, provide Power-Saving Operating modes and offer code protection:

- Oscillator Selection
- Reset
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
  - Programmable Brown-out Reset (BOR)
- Watchdog Timer (WDT)
- Power-Saving modes (Sleep and Idle)
- Code Protection
- Unit ID Locations
- In-Circuit Serial Programming (ICSP) programming capability

dsPIC30F devices have a Watchdog Timer, which is permanently enabled via the Configuration bits, or can be software controlled. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Startup Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Powerup Timer (PWRT), which provides a delay on power-up only, designed to keep the part in Reset while the power supply stabilizes. With these two timers on-chip, most applications need no external Reset circuitry.

Sleep mode is designed to offer a very low current Power-down mode. The user can wake-up from Sleep through external Reset, Watchdog Timer Wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit a wide variety of applications. In the Idle mode, the clock sources are still active, but the CPU is shut off. The RC oscillator option saves system cost, while the LP crystal option saves power.

#### 19.1 Oscillator System Overview

The dsPIC30F oscillator system has the following modules and features:

- Various external and internal oscillator options as clock sources
- An on-chip PLL to boost internal operating frequency
- A clock switching mechanism between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- Clock Control Register OSCCON
- · Configuration bits for main oscillator selection

Table 19-1 provides a summary of the dsPIC30F Oscillator Operating modes. A simplified diagram of the oscillator system is shown in Figure 19-1.

Configuration bits determine the clock source upon Power-on Reset (POR) and Brown-out Reset (BOR). Thereafter, the clock source can be changed between permissible clock sources. The OSCCON register controls the clock switching and reflects system clock related status bits.

## 20.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046). For more information on the device instruction set and programming, refer to the "16-bit MCU and DSC Programmer's Reference Manual" (DS70157).

The dsPIC30F instruction set adds many enhancements to the previous  $\text{PIC}^{\textcircled{R}}$  MCU instruction sets, while maintaining an easy migration from PIC MCU instruction sets.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word divided into an 8-bit opcode which specifies the instruction type, and one or more operands which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- DSP operations
- Control operations

Table 20-1 shows the general symbols used in describing the instructions.

The dsPIC30F instruction set summary in Table 20-2 lists all the instructions along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value, or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The MAC class of DSP instructions may use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- The accumulator write-back destination

The other DSP instructions do not involve any multiplication, and may include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift, specified by a W register 'Wn' or a literal value

The control instructions may use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double word instructions, which were made double word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

#### TABLE 20-2: INSTRUCTION SET OVERVIEW

| Base<br>Instr<br># | Assembly<br>Mnemonic |       | Assembly Syntax | Description                              | # of<br>word<br>s | # of<br>cycles | Status Flags<br>Affected |
|--------------------|----------------------|-------|-----------------|--|-------------------|----------------|--------------------------|
| 1                  | ADD                  | ADD   | Acc             | Add Accumulators                         | 1                 | 1              | OA,OB,SA,SB              |
|                    |                      | ADD   | f               | f = f + WREG                             | 1                 | 1              | C,DC,N,OV,Z              |
|                    |                      | ADD   | f,WREG          | WREG = f + WREG                          | 1                 | 1              | C,DC,N,OV,Z              |
|                    |                      | ADD   | #lit10,Wn       | Wd = lit10 + Wd                          | 1                 | 1              | C,DC,N,OV,Z              |
|                    |                      | ADD   | Wb,Ws,Wd        | Wd = Wb + Ws                             | 1                 | 1              | C,DC,N,OV,Z              |
|                    |                      | ADD   | Wb,#lit5,Wd     | Wd = Wb + lit5                           | 1                 | 1              | C,DC,N,OV,Z              |
|                    |                      | ADD   | Wso,#Slit4,Acc  | 16-bit Signed Add to Accumulator         | 1                 | 1              | OA,OB,SA,SB              |
| 2                  | ADDC                 | ADDC  | f               | f = f + WREG + (C)                       | 1                 | 1              | C,DC,N,OV,Z              |
|                    |                      | ADDC  | f,WREG          | WREG = f + WREG + (C)                    | 1                 | 1              | C,DC,N,OV,Z              |
|                    |                      | ADDC  | #lit10,Wn       | Wd = Iit10 + Wd + (C)                    | 1                 | 1              | C,DC,N,OV,Z              |
|                    |                      | ADDC  | Wb,Ws,Wd        | Wd = Wb + Ws + (C)                       | 1                 | 1              | C,DC,N,OV,Z              |
|                    |                      | ADDC  | Wb,#lit5,Wd     | Wd = Wb + lit5 + (C)                     | 1                 | 1              | C,DC,N,OV,Z              |
| 3                  | AND                  | AND   | f               | f = f .AND. WREG                         | 1                 | 1              | N,Z                      |
|                    |                      | AND   | f,WREG          | WREG = f .AND. WREG                      | 1                 | 1              | N,Z                      |
|                    |                      | AND   | #lit10,Wn       | Wd = lit10 .AND. Wd                      | 1                 | 1              | N,Z                      |
|                    |                      | AND   | Wb,Ws,Wd        | Wd = Wb .AND. Ws                         | 1                 | 1              | N,Z                      |
|                    |                      | AND   | Wb,#lit5,Wd     | Wd = Wb .AND. lit5                       | 1                 | 1              | N,Z                      |
| 4                  | ASR                  | ASR   | f               | f = Arithmetic Right Shift f             | 1                 | 1              | C,N,OV,Z                 |
|                    |                      | ASR   | f,WREG          | WREG = Arithmetic Right Shift f          | 1                 | 1              | C,N,OV,Z                 |
|                    |                      | ASR   | Ws,Wd           | Wd = Arithmetic Right Shift Ws           | 1                 | 1              | C,N,OV,Z                 |
|                    |                      | ASR   | Wb,Wns,Wnd      | Wnd = Arithmetic Right Shift Wb by Wns   | 1                 | 1              | N,Z                      |
|                    |                      | ASR   | Wb,#lit5,Wnd    | Wnd = Arithmetic Right Shift Wb by lit5  | 1                 | 1              | N,Z                      |
| 5                  | BCLR                 | BCLR  | f,#bit4         | Bit Clear f                              | 1                 | 1              | None                     |
|                    |                      | BCLR  | Ws,#bit4        | Bit Clear Ws                             | 1                 | 1              | None                     |
| 6                  | BRA                  | BRA   | C,Expr          | Branch if Carry                          | 1                 | 1 (2)          | None                     |
|                    |                      | BRA   | GE,Expr         | Branch if greater than or equal          | 1                 | 1 (2)          | None                     |
|                    |                      | BRA   | GEU,Expr        | Branch if unsigned greater than or equal | 1                 | 1 (2)          | None                     |
|                    |                      | BRA   | GT,Expr         | Branch if greater than                   | 1                 | 1 (2)          | None                     |
|                    |                      | BRA   | GTU,Expr        | Branch if unsigned greater than          | 1                 | 1 (2)          | None                     |
|                    |                      | BRA   | LE,Expr         | Branch if less than or equal             | 1                 | 1 (2)          | None                     |
|                    |                      | BRA   | LEU,Expr        | Branch if unsigned less than or equal    | 1                 | 1 (2)          | None                     |
|                    |                      | BRA   | LT,Expr         | Branch if less than                      | 1                 | 1 (2)          | None                     |
|                    |                      | BRA   | LTU, Expr       | Branch if unsigned less than             | 1                 | 1 (2)          | None                     |
|                    |                      | BRA   | N,Expr          | Branch if Negative                       | 1                 | 1 (2)          | None                     |
|                    |                      | BRA   | NC,Expr         | Branch if Not Carry                      | 1                 | 1 (2)          | None                     |
|                    |                      | BRA   | NN, Expr        | Branch if Not Negative                   | 1                 | 1 (2)          | None                     |
|                    |                      | BRA   | NOV, Expr       | Branch if Not Overflow                   | 1                 | 1 (2)          | None                     |
|                    |                      | BRA   | NZ,Expr         | Branch if Not Zero                       | 1                 | 1 (2)          | None                     |
|                    |                      | BRA   | OA,Expr         | Branch if accumulator A overflow         | 1                 | 1 (2)          | None                     |
|                    |                      | BRA   | OB,Expr         | Branch if accumulator B overflow         | 1                 | 1 (2)          | None                     |
|                    |                      | BRA   | OV,Expr         | Branch if Overflow                       | 1                 | 1 (2)          | None                     |
|                    |                      | BRA   | SA,Expr         | Branch if accumulator A saturated        | 1                 | 1 (2)          | None                     |
|                    |                      | BRA   | SB,Expr         | Branch if accumulator B saturated        | 1                 | 1 (2)          | None                     |
|                    |                      | BRA   | Expr            | Branch Unconditionally                   | 1                 | 2              | None                     |
|                    |                      | BRA   | Z,Expr          | Branch if Zero                           | 1                 | 1 (2)          | None                     |
|                    |                      | BRA   | Wn              | Computed Branch                          | 1                 | 2              | None                     |
| 7                  | BSET                 | BSET  | f,#bit4         | Bit Set f                                | 1                 | 1              | None                     |
|                    |                      | BSET  | Ws,#bit4        | Bit Set Ws                               | 1                 | 1              | None                     |
| 8                  | BSW                  | BSW.C | Ws,Wb           | Write C bit to Ws <wb></wb>              | 1                 | 1              | None                     |
|                    |                      | BSW.Z | Ws,Wb           | Write Z bit to Ws <wb></wb>              | 1                 | 1              | None                     |
| 9                  | BTG                  | BTG   | f,#bit4         | Bit Toggle f                             | 1                 | 1              | None                     |
|                    |                      | BTG   | Ws,#bit4        | Bit Toggle Ws                            | 1                 | 1              | None                     |
| 10                 | BTSC                 | BTSC  | f,#bit4         | Bit Test f, Skip if Clear                | 1                 | 1<br>(2 or 3)  | None                     |
|                    |                      | BTSC  | Ws,#bit4        | Bit Test Ws, Skip if Clear               | 1                 | 1<br>(2 or 3)  | None                     |

# dsPIC30F2010

#### TABLE 22-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

| DC CHARACT       | ERISTICS                  |     | Standard O<br>(unless oth<br>Operating te | perating Cor<br>erwise stated<br>emperature | nditions: 2.5V<br>d)<br>-40°C ≤TA ≤+8<br>-40°C ≤TA ≤+1 | to 5.5V<br>85°C for Industrial<br>25°C for Extended |  |  |  |
|------------------|---------------------------|-----|---|---|--|---|--|--|--|
| Parameter<br>No. | Typical                   | Max | Units                                     | Conditions                                  |  |   |  |  |  |
| Operating Cur    | rent (IDD) <sup>(1)</sup> |     |   |   |  |   |  |  |  |
| DC31a            | 1.6                       | 3   | mA  | 25°C  |  |   |  |  |  |
| DC31b            | 1.6                       | 3   | mA  | 85°C  | 3.3V   |   |  |  |  |
| DC31c            | 1.6                       | 3   | mA  | 125°C                                       |  | 0.128 MIPS  |  |  |  |
| DC31e            | 3.9                       | 7   | mA  | 25°C  |  | LPRC (512 kHz)                                      |  |  |  |
| DC31f            | 3.5                       | 7   | mA  | 85°C  | 5V   |   |  |  |  |
| DC31g            | 3.4                       | 7   | mA  | 125°C                                       |  |   |  |  |  |
| DC30a            | 3                         | 5   | mA  | 25°C  |  |   |  |  |  |
| DC30b            | 3                         | 5   | mA  | 85°C  | 3.3V   |   |  |  |  |
| DC30c            | 3                         | 5   | mA  | 125°C                                       |  | (1.8 MIPS)  |  |  |  |
| DC30e            | 6                         | 9   | mA  | 25°C  |  | FRC (7.37 MHz)                                      |  |  |  |
| DC30f            | 6                         | 9   | mA  | 85°C  | 5V   |   |  |  |  |
| DC30g            | 6                         | 9   | mA  | 125°C                                       |  |   |  |  |  |
| DC23a            | 9                         | 14  | mA  | 25°C  |  |   |  |  |  |
| DC23b            | 10                        | 15  | mA  | 85°C  | 3.3V   |   |  |  |  |
| DC23c            | 10                        | 15  | mA  | 125°C                                       |  | 4 MIRS EC mode 4X RU                                |  |  |  |
| DC23e            | 16                        | 24  | mA  | 25°C  |  |   |  |  |  |
| DC23f            | 16                        | 24  | mA  | 85°C  | 5V   |   |  |  |  |
| DC23g            | 16                        | 24  | mA  | 125°C                                       |  |   |  |  |  |
| DC24a            | 21                        | 32  | mA  | 25°C  |  |   |  |  |  |
| DC24b            | 21                        | 32  | mA  | 85°C  | 3.3V   |   |  |  |  |
| DC24c            | 21                        | 32  | mA  | 125°C                                       |  | 10 MIRS EC mode 4X PL                               |  |  |  |
| DC24e            | 35                        | 53  | mA  | 25°C  |  |   |  |  |  |
| DC24f            | 36                        | 53  | mA  | 85°C  | 5V   |   |  |  |  |
| DC24g            | 36                        | 53  | mA  | 125°C                                       |  |   |  |  |  |
| DC27a            | 39                        | 59  | mA  | 25°C  | 2 2)/  |   |  |  |  |
| DC27b            | 39                        | 59  | mA  | 85°C  | 3.3V   |   |  |  |  |
| DC27d            | 66                        | 99  | mA  | 25°C  |  | 20 MIPS EC mode, 8X PLL                             |  |  |  |
| DC27e            | 66                        | 99  | mA  | 85°C  | 5V   |   |  |  |  |
| DC27f            | 66                        | 99  | mA  | 125°C                                       | ]  |   |  |  |  |
| DC29a            | 95                        | 150 | mA  | 25°C  | E\/  | 20 MIDS EC mode 46V DLL                             |  |  |  |
| DC29b            | 94                        | 150 | mA  | 85°C  | υc   | 30 MIPS EC mode, 16X PLL                            |  |  |  |

Note 1: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD, WDT, FSCM, LVD and BOR are disabled. CPU, SRAM, Program Memory and Data Memory are operational. No peripheral modules are operating.

# dsPIC30F2010

### FIGURE 22-6: BAND GAP START-UP TIME CHARACTERISTICS



#### TABLE 22-21: BAND GAP START-UP TIME REQUIREMENTS

| AC CHARACTERISTICS |        |                               | Standard Operating Conditions: 2.5V to 5.5V     (unless otherwise stated)     Operating temperature   -40°C ≤TA ≤+85°C for Industrial     -40°C ≤TA ≤+125°C for Extended |                    |     |       |   |  |
|--------------------|--------|-------------------------------|--|--------------------|-----|-------|---|--|
| Param<br>No.       | Symbol | Characteristic <sup>(1)</sup> | Min  | Typ <sup>(2)</sup> | Max | Units | Conditions  |  |
| SY40               | Tbgap  | Band Gap Start-up Time        | _  | 40                 | 65  | μs    | Defined as the time between the<br>instant that the band gap is enabled<br>and the moment that the band gap<br>reference voltage is stable.<br>RCON<13>Status bit |  |

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated.

# Revision J (February 2011)

This revision includes minor typographical and formatting changes throughout the data sheet text.

The major changes are referenced by their respective section in Table A-1.

| TABLE A-1: | <b>MAJOR SECTION UPDATES</b> |
|------------|------------------------------|
|            |                              |

| Section Name  | Update Description  |
|---|---|
| "High-Performance, 16-bit<br>Digital Signal Controller" | Added Note 1 to all QFN pin diagrams (see "Pin Diagrams").  |
| Section 1.0 "Device Overview"                           | Updated the Pinout I/O Descriptions for AVDD and AVSS (see Table 1-1).  |
| Section 14.0 "Motor Control<br>PWM Module"              | Added the IUE bit (PWMCON2<2>) to the PWM Register Map (see Table 14-1).<br>Updated the PWM Period equations (see Equation 14-1 and Equation 14-2).                       |
| Section 19.0 "System<br>Integration"                    | Added a shaded note on OSCTUN functionality in Section 19.2.5 "Fast RC Oscillator (FRC)".   |
| Section 22.0 "Electrical<br>Characteristics"            | Updated the maximum value for parameter DC60g in the Power-Down Current (Ipd) specifications (see Table 22-7).  |
|   | Updated the maximum value for parameter DI19 and the minimum value for parameter DI29 in the I/O Pin Input Specifications (see Table 22-8).                               |
|   | Removed parameter D136 and updated the minimum, typical, maximum, and conditions for parameters D122 and D134 in the Program and EEPROM specifications (see Table 22-11). |
| Section 23.0 "Packaging<br>Information"                 | All package drawings have been updated.   |
| "Product Identification System"                         | Added the "MM" package definition.  |