

Welcome to E-XFL.COM

Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| | |
|---------------------------------|---|
| Product Status | Active |
| Core Processor | PowerPC e300c3 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 266MHz |
| Co-Processors/DSP | Security; SEC 3.3 |
| RAM Controllers | DDR, DDR2 |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100/1000Mbps (2) |
| SATA | - |
| USB | USB 2.0 + PHY (1) |
| Voltage - I/O | 1.8V, 2.5V, 3.3V |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Security Features | Cryptography, Random Number Generator |
| Package / Case | 620-BBGA Exposed Pad |
| Supplier Device Package | 620-HBGA (29x29) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8314ecvradda |

- One floating point unit and two integer units
- Software-compatible with the Freescale processor families implementing the PowerPC Architecture
- Performance monitor

2.2 Serial Interfaces

The following interfaces are supported in the MPC8314E.

- Two enhanced TSECs (eTSECs)
- Two Ethernet interfaces using one RGMII/MII/RMII/RTBI or SGMII (no GMII)
- Dual UART, one I²C, and one SPI interface

2.3 Security Engine

The security engine is optimized to handle all the algorithms associated with IPsec, 802.11i, and iSCSI. The security engine contains one crypto-channel, a controller, and a set of crypto execution units (EUs). The execution units are:

- Public key execution unit (PKEU)
 - RSA and Diffie-Hellman (to 4096 bits)
 - Programmable field size up to 2048 bits
 - Elliptic curve cryptography (1023 bits)
 - F2m and F(p) modes
 - Programmable field size up to 511 bits
- Data encryption standard execution unit (DEU)
 - DES, 3DES
 - Two key (K1, K2) or three key (K1, K2, K3)
 - ECB, CBC, CFB-64 and OFB-64 modes for both DES and 3DES
- Advanced encryption standard unit (AESU)
 - Implements the Rijndael symmetric key cipher
 - Key lengths of 128, 192, and 256 bits
 - ECB, CBC, CCM, CTR, GCM, CMAC, OFB, CFB, XCBC-MAC and LRW modes
 - XOR acceleration
- Message digest execution unit (MDEU)
 - SHA with 160-bit, 256-bit, 384-bit and 512-bit message digest
 - SHA-384/512
 - MD5 with 128-bit message digest
 - HMAC with either algorithm
- Random number generator (RNG)

This table shows the estimated typical I/O power dissipation for this family of devices.

Table 5. MPC8314E Power Dissipation

| Interface | Frequency | GV _{DD} (1.8 V) | GV _{DD} (2.5 V) | NV _{DD} (3.3 V) | LVDD1_OFF/ LVDD2_ON (3.3V) | LVDD2 _ON (3.3V) | VDD33PLL, VDD33ANA (3.3V) | SATA_VDD, VDD1IO, VDD1ANA (1.0V) | XCOREVDD, XPADVDD, SDAVDD (1.0V) | Unit |
|---|----------------------------|-----------------------------|-----------------------------|-----------------------------|----------------------------------|------------------------|---------------------------------|---|---|------|
| DDR 1 Rs = 22Ω Rt = 50Ω | 266MHz, 32 bits | — | 0.323 | — | — | — | — | — | — | W |
| | 200MHz, 32 bits | — | 0.291 | — | — | — | — | — | — | W |
| DDR 2 Rs = 22Ω Rt = 75Ω | 266MHz, 32 bits | 0.246 | — | — | — | — | — | — | — | W |
| | 200MHz, 32bits | 0.225 | — | — | — | — | — | — | — | W |
| PCI I/O load = 50pF | 33 MHz | — | — | 0.120 | — | — | — | — | — | W |
| | 66 MHz | — | — | 0.249 | — | — | — | — | — | W |
| Local bus I/O load = 20pF | 66 MHz | — | — | — | — | 0.056 | — | — | — | W |
| | 50 MHz | — | — | — | — | 0.040 | — | — | — | W |
| eTSEC I/O load = 20pF Multiple by number of interface used | MII, 25MHz | — | — | — | 0.008 | — | — | — | — | W |
| | RGMII, 125MHz (3.3V) | — | — | — | 0.078 | — | — | — | — | W |
| | RGMII, 125MHz (2.5V) | — | — | — | 0.044 | — | — | — | — | W |
| USBDR Controller (ULPI mode) load =20pF | 60 MHz | — | — | — | 0.078 | — | — | — | — | W |
| USBDR+ Internal PHY (UTMI mode) | 480 MHz | — | — | — | 0.274 | — | — | — | — | W |
| PCI Express two x1lane | 2.5 GHz | — | — | — | — | — | — | — | 0.190 | W |
| Other I/O | — | — | — | 0.015 | — | — | — | — | — | W |

5 Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the MPC8314E.

5.1 DC Electrical Characteristics

This table provides the clock input (SYS_CLK_IN/PCI_SYNC_IN) DC timing specifications for the MPC8314E.

Table 6. SYS_CLK_IN DC Electrical Characteristics

| Parameter | Condition | Symbol | Min | Max | Unit |
|---------------------------|------------------------------------|----------|------|--------------|---------------|
| Input high voltage | — | V_{IH} | 2.4 | $NVDD + 0.3$ | V |
| Input low voltage | — | V_{IL} | -0.3 | 0.4 | V |
| SYS_CLK_IN input current | $0\text{ V} \leq V_{IN} \leq NVDD$ | I_{IN} | — | ± 10 | μA |
| SYS_XTAL_IN input current | $0\text{ V} \leq V_{IN} \leq NVDD$ | I_{IN} | — | ± 40 | μA |
| PCI_SYNC_IN input current | $0\text{ V} \leq V_{IN} \leq NVDD$ | I_{IN} | — | ± 10 | μA |
| RTC_CLK input current | $0\text{ V} \leq V_{IN} \leq NVDD$ | I_{IN} | — | ± 10 | μA |
| USB_CLK_IN input current | $0\text{ V} \leq V_{IN} \leq NVDD$ | I_{IN} | — | ± 10 | μA |
| USB_XTAL_IN input current | $0\text{ V} \leq V_{IN} \leq NVDD$ | I_{IN} | — | ± 40 | μA |

5.2 AC Electrical Characteristics

The primary clock source for the MPC8314E can be one of two inputs, SYS_CLK_IN or PCI_CLK, depending on whether the device is configured in PCI host or PCI agent mode. This table provides the clock input (SYS_CLK_IN/PCI_CLK) AC timing specifications for the MPC8314E.

Table 7. SYS_CLK_IN AC Timing Specifications

| Parameter/Condition | Symbol | Min | Typical | Max | Unit | Note |
|-------------------------------|-----------------------------------|-----|---------|-----------|------|---------|
| SYS_CLK_IN/PCI_CLK frequency | $f_{\text{SYS_CLK_IN}}$ | 24 | — | 66.67 | MHz | 1, 6, 7 |
| SYS_CLK_IN/PCI_CLK cycle time | $t_{\text{SYS_CLK_IN}}$ | 15 | — | 41.6 | ns | 6 |
| SYS_CLK_IN rise and fall time | t_{KH}, t_{KL} | 0.6 | — | 4 | ns | 2, 6 |
| PCI_CLK rise and fall time | t_{PCH}, t_{PCL} | 0.6 | 0.8 | 1.2 | ns | 2 |
| SYS_CLK_IN/PCI_CLK duty cycle | $t_{KHK}/t_{\text{SYS_CLK_IN}}$ | 40 | — | 60 | % | 3, 6 |
| SYS_CLK_IN/PCI_CLK jitter | — | — | — | ± 150 | ps | 4, 5, 6 |

Note:

- Caution:** The system, core, and security block must not exceed their respective maximum or minimum operating frequencies.
- Rise and fall times for SYS_CLK_IN/PCI_CLK are specified at 20% to 80% of signal swing.
- Timing is guaranteed by design and characterization.
- This represents the total input jitter—short term and long term—and is guaranteed by design.
- The SYS_CLK_IN/PCI_CLK driver's closed loop jitter bandwidth should be <500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track SYS_CLK_IN drivers with the specified jitter.
- The parameter names PCI_CLK and PCI_SYNC_IN are used interchangeably in this document.
- Spread spectrum is allowed up to 1% down-spread at 33kHz.(max. rate).

Table 9. RESET Initialization Timing Specifications (continued)

Note:

1. $t_{\text{PCI_SYNC_IN}}$ is the clock period of the input clock applied to PCI_SYNC_IN. When the device is in PCI host mode the primary clock is applied to the SYS_CLK_IN input, and PCI_SYNC_IN period depends on the value of CFG_SYS_CLKIN_DIV.
2. $t_{\text{SYS_CLK_IN}}$ is the clock period of the input clock applied to SYS_CLK_IN. It is only valid when the device is in PCI host mode.
3. POR configuration signals consists of CFG_RESET_SOURCE[0:3] and CFG_SYS_CLKIN_DIV.
4. The parameter names CFG_SYS_CLKIN_DIV and CFG_CLKIN_DIV are used interchangeably in this document.

This table provides the PLL lock times.

Table 10. PLL Lock Times

| Parameter/Condition | Min | Max | Unit | Note |
|---|-----|-----|------|------|
| System PLL lock times | — | 100 | μs | — |
| e300 core PLL lock times | — | 100 | μs | — |
| SerDes (SGMII/PCI Exp Phy) PLL lock times | — | 100 | μs | — |
| USB phy PLL lock times | — | 100 | μs | — |

7 DDR and DDR2 SDRAM

This section describes the DC and AC electrical specifications for the DDR SDRAM interface of the MPC8314E. Note that DDR SDRAM is $GVDD(\text{typ}) = 2.5 \text{ V}$ and DDR2 SDRAM is $GVDD(\text{typ}) = 1.8 \text{ V}$.

7.1 DDR and DDR2 SDRAM DC Electrical Characteristics

This table provides the recommended operating conditions for the DDR2 SDRAM component(s) of the MPC8314E when $GVDD(\text{typ}) = 1.8 \text{ V}$.

Table 11. DDR2 SDRAM DC Electrical Characteristics for $GVDD(\text{typ}) = 1.8 \text{ V}$

| Parameter/Condition | Symbol | Min | Max | Unit | Note |
|---|-----------------|--------------------|--------------------|------|------|
| I/O supply voltage | GVDD | 1.7 | 1.9 | V | 1 |
| I/O reference voltage | MVREF | $0.49 \times GVDD$ | $0.51 \times GVDD$ | V | 2 |
| I/O termination voltage | V_{TT} | $MVREF - 0.04$ | $MVREF + 0.04$ | V | 3 |
| Input high voltage | V_{IH} | $MVREF + 0.125$ | $GVDD + 0.3$ | V | — |
| Input low voltage | V_{IL} | -0.3 | $MVREF - 0.125$ | V | — |
| Output leakage current | I_{OZ} | -9.9 | 9.9 | μA | 4 |
| Output high current ($V_{\text{OUT}} = 1.420 \text{ V}$, $GVDD = 1.7\text{V}$) | I_{OH} | -13.4 | — | mA | — |
| Output low current ($V_{\text{OUT}} = 0.280 \text{ V}$) | I_{OL} | 13.4 | — | mA | — |

Note:

1. GVDD is expected to be within 50 mV of the DRAM GVDD at all times.
2. MVREF is expected to be equal to $0.5 \times GVDD$, and to track GVDD DC variations as measured at the receiver. Peak-to-peak noise on MVREF may not exceed $\pm 2\%$ of the DC value.
3. V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MVREF. This rail should track variations in the DC level of MVREF.
4. Output leakage is measured with all outputs disabled, $0 \text{ V} \leq V_{\text{OUT}} \leq GVDD$.

9.1 eTSEC (10/100/1000 Mbps)—MII/RMII/RGMII/RTBI Electrical Characteristics

The electrical characteristics specified here apply to all the media-independent interface (MII), reduced gigabit MII (RGMII), and reduced ten-bit interface (RTBI) signals except management data input/output (MDIO) and management data clock (MDC). The MII and RMII is defined for 3.3 V, while the RGMII, and RTBI can operate at 2.5 V. The RGMII and RTBI follow the Hewlett-Packard reduced pin-count interface for Gigabit Ethernet Physical Layer Device Specification Version 1.2a (9/22/2000). The electrical characteristics for MDIO and MDC are specified in [Section 9.3, “Ethernet Management Interface Electrical Characteristics.”](#)

9.1.1 MII, RMII, RGMII, and RTBI DC Electrical Characteristics

All MII, RMII drivers and receivers comply with the DC parametric attributes specified in [Table 23](#) for 3.3-V operation and RGMII, RTBI drivers and receivers comply with the DC parametric attributes specified in [Table 24](#). The RGMII and RTBI signals are based on a 2.5 V CMOS interface voltage as defined by JEDEC EIA/JESD8–5.

NOTE

eTSEC should be interfaced with peripheral operating at same voltage level.

Table 23. MII/RMII (When Operating at 3.3 V) DC Electrical Characteristics

| Parameter | Symbol | Conditions | | Min | Max | Unit |
|----------------------|----------|--------------------|------------|----------|------------|---------|
| Supply voltage 3.3 V | LVDD | — | — | 3.0 | 3.6 | V |
| Output high voltage | V_{OH} | $I_{OH} = -4.0$ mA | LVDD = Min | 2.40 | LVDD + 0.3 | V |
| Output low voltage | V_{OL} | $I_{OL} = 4.0$ mA | LVDD = Min | V_{SS} | 0.50 | V |
| Input high voltage | V_{IH} | — | — | 2.1 | LVDD + 0.3 | V |
| Input low voltage | V_{IL} | — | — | -0.3 | 0.90 | V |
| Input high current | I_{IH} | $V_{IN}^1 = LVDD$ | | — | 40 | μ A |
| Input low current | I_{IL} | $V_{IN}^1 = VSS$ | | -600 | — | μ A |

Note:

- The symbol V_{IN} , in this case, represents the LV_{IN} symbol referenced in [Table 1](#) and [Table 2](#).

Table 24. RGMII/RTBI (When Operating at 2.5 V) DC Electrical Characteristics

| Parameters | Symbol | Conditions | | Min | Max | Unit |
|----------------------|----------|--------------------|------------|----------------|------------|---------|
| Supply voltage 2.5 V | LVDD | — | — | 2.37 | 2.63 | V |
| Output high voltage | V_{OH} | $I_{OH} = -1.0$ mA | LVDD = Min | 2.00 | LVDD + 0.3 | V |
| Output low voltage | V_{OL} | $I_{OL} = 1.0$ mA | LVDD = Min | $V_{SS} - 0.3$ | 0.40 | V |
| Input high voltage | V_{IH} | — | LVDD = Min | 1.7 | LVDD + 0.3 | V |
| Input low voltage | V_{IL} | — | LVDD = Min | -0.3 | 0.70 | V |
| Input high current | I_{IH} | $V_{IN}^1 = LVDD$ | | — | 15 | μ A |
| Input low current | I_{IL} | $V_{IN}^1 = VSS$ | | -15 | — | μ A |

Table 28. RMII Receive AC Timing Specifications (continued)


At recommended operating conditions with LVDD of 3.3 V ± 300 mv

| Parameter/Condition | Symbol ¹ | Min | Typ | Max | Unit |
|--|----------------------|-----|-----|-----|------|
| RXD[1:0], CRS_DV, RX_ER setup time to REF_CLK | t_{RMRDVKH} | 4.0 | — | — | ns |
| RXD[1:0], CRS_DV, RX_ER hold time to REF_CLK | t_{RMRDXKH} | 2.0 | — | — | ns |
| REF_CLK clock rise $V_{\text{IL}}(\text{min})$ to $V_{\text{IH}}(\text{max})$ | t_{RMXR} | 1.0 | — | 4.0 | ns |
| REF_CLK clock fall time $V_{\text{IH}}(\text{max})$ to $V_{\text{IL}}(\text{min})$ | t_{RMXF} | 1.0 | — | 4.0 | ns |


Note:

- The symbols used for timing specifications herein follow the pattern of $t_{\text{(first three letters of functional block)(signal)(state)(reference)(state)}}$ for inputs and $t_{\text{(first two letters of functional block)(reference)(state)(signal)(state)}}$ for outputs. For example, t_{RMRDVKH} symbolizes RMII receive timing (RMR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{RMX} clock reference (K) going to the high (H) state or setup time. Also, t_{RMRDXKL} symbolizes RMII receive timing (RMR) with respect to the time data input signals (D) went invalid (X) relative to the t_{RMX} clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{RMX} represents the RMII (RM) reference (X) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

This figure provides the AC test load.


Figure 13. AC Test Load

This figure shows the RMII receive AC timing diagram.


Figure 14. RMII Receive AC Timing Diagram

9.2.3 RGMII and RTBI AC Timing Specifications

This table presents the RGMII and RTBI AC timing specifications.

Table 29. RGMII and RTBI AC Timing Specifications

At recommended operating conditions (see Table 2)

| Parameter/Condition | Symbol ¹ | Min | Typ | Max | Unit |
|---|---------------------|------|-----|-----|------|
| Data to clock output skew (at transmitter) | t_{SKRGT} | -0.6 | — | 0.6 | ns |
| Data to clock input skew (at receiver) ² | t_{SKRGT} | 1.0 | — | 2.6 | ns |

This figure shows the RGMII and RTBI AC timing and multiplexing diagrams.




Figure 15. RGMII and RTBI AC Timing and Multiplexing Diagrams

9.3 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals management data input/output (MDIO) and management data clock (MDC). The electrical characteristics for MII, RMII, RGMII, and RTBI are specified in [Section 9.1, “eTSEC \(10/100/1000 Mbps\)—MII/RMII/RGMII/RTBI Electrical Characteristics.”](#)

9.3.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in this table.

Table 30. MII Management DC Electrical Characteristics Powered at 3.3 V

| Parameter | Symbol | Conditions | | Min | Max | Unit |
|------------------------|----------|----------------------------|----------------------------|----------|------------|---------------|
| Supply voltage (3.3 V) | NVDD | — | — | 3.0 | 3.6 | V |
| Output high voltage | V_{OH} | $I_{OH} = -1.0 \text{ mA}$ | NVDD = Min | 2.10 | NVDD + 0.3 | V |
| Output low voltage | V_{OL} | $I_{OL} = 1.0 \text{ mA}$ | NVDD = Min | V_{SS} | 0.50 | V |
| Input high voltage | V_{IH} | — | — | 2.00 | — | V |
| Input low voltage | V_{IL} | — | — | — | 0.80 | V |
| Input high current | I_{IH} | NVDD = Max | $V_{IN}^1 = 2.1 \text{ V}$ | — | 40 | μA |

Table 30. MII Management DC Electrical Characteristics Powered at 3.3 V (continued)

| Parameter | Symbol | Conditions | | Min | Max | Unit |
|-------------------|----------|------------|-------------------------|------|-----|---------------|
| Input low current | I_{IL} | NVDD = Max | $V_{IN} = 0.5\text{ V}$ | -600 | — | μA |

Note:

- The symbol V_{IN} , in this case, represents the NV_{IN} symbol referenced in [Table 1](#) and [Table 2](#).

9.3.2 MII Management AC Electrical Specifications

This table provides the MII management AC timing specifications.

Table 31. MII Management AC Timing Specifications

At recommended operating conditions with NVDD is 3.3 V \pm 300 mv

| Parameter/Condition | Symbol ¹ | Min | Typ | Max | Unit | Note |
|----------------------------|---------------------|-----|-----|-----|------|------|
| MDC frequency | f_{MDC} | — | 2.5 | — | MHz | 2 |
| MDC period | t_{MDC} | — | 400 | — | ns | — |
| MDC clock pulse width high | t_{MDCH} | 32 | — | — | ns | — |
| MDC to MDIO delay | t_{MDKHDX} | 10 | — | 170 | ns | 3 |
| MDIO to MDC setup time | t_{MDDVKH} | 5 | — | — | ns | — |
| MDIO to MDC hold time | t_{MDDXKH} | 0 | — | — | ns | — |
| MDC rise time | t_{MDCR} | — | — | 10 | ns | — |
| MDC fall time | t_{MDHF} | — | — | 10 | ns | — |

Note:

- The symbols used for timing specifications herein follow the pattern of $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$ for inputs and $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$ for outputs. For example, t_{MDKHDX} symbolizes management data timing (MD) for the time t_{MDC} from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t_{MDDVKH} symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MDC} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- This parameter is dependent on the `csb_clk` speed (that is, for a `csb_clk` of 133 MHz, the maximum frequency is 4.16 MHz and the minimum frequency is 0.593 MHz).
- This parameter is dependent on the `csb_clk` speed (that is, for a `csb_clk` of 133 MHz, the delay is 60 ns).

Table 40. USB General Timing Parameters (continued)

| Parameter | Symbol ¹ | Min | Max | Unit | Note |
|--|---------------------|-----|-----|------|------|
| USB clock to output valid—all outputs | t_{USKHOV} | — | 9 | ns | 1 |
| Output hold from USB clock—all outputs | t_{USKHOX} | 1 | — | ns | 1 |

Note:

1. The symbols used for timing specifications follow the pattern of $t_{(First\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$ for inputs and $t_{(First\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$ for outputs. For example, t_{USIXKH} symbolizes USB timing (US) for the input (I) to go invalid (X) with respect to the time the USB clock reference (K) goes high (H). Also, t_{USKHOX} symbolizes USB timing (US) for the us clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
2. All timings are in reference to USB clock.
3. All signals are measured from NVDD/2 of the rising edge of USB clock to $0.4 \times NVDD$ of the signal in question for 3.3-V signaling levels.
4. Input timings are measured at the pin.
5. For purposes of active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

Figure 21 and Figure 22 provide the AC test load and signals for the USB, respectively.




Figure 21. USB AC Test Load




Figure 22. USB Signals

10.2 On-Chip USB PHY

This section provides the AC and DC electrical specifications for the USB PHY interface of the MPC8314E.

For details refer to Tables 7-7 through 7-10, and Table 7-14 in the *USB 2.0 Specifications document*, and the pull-up/down resistors ECN updates, all available at www.usb.org.

This table provides the USB clock input (USB_CLK_IN) DC timing specifications.




Figure 26. Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 4

12 JTAG

This section describes the DC and AC electrical specifications for the IEEE Std 1149.1™ (JTAG) interface.

12.1 JTAG DC Electrical Characteristics

This table provides the DC electrical characteristics for the IEEE 1149.1 (JTAG) interface.

Table 45. JTAG Interface DC Electrical Characteristics

| Characteristic | Symbol | Condition | Min | Max | Unit |
|---------------------|----------|--------------------|------|--------------|---------|
| Input high voltage | V_{IH} | — | 2.1 | $NVDD + 0.3$ | V |
| Input low voltage | V_{IL} | — | -0.3 | 0.8 | V |
| Input current | I_{IN} | — | — | ± 5 | μA |
| Output high voltage | V_{OH} | $I_{OH} = -8.0$ mA | 2.4 | — | V |
| Output low voltage | V_{OL} | $I_{OL} = 8.0$ mA | — | 0.5 | V |
| Output low voltage | V_{OL} | $I_{OL} = 3.2$ mA | — | 0.4 | V |

This figure shows the AC timing diagram for the I²C bus.




Figure 33. I²C Bus AC Timing Diagram

14 PCI

This section describes the DC and AC electrical specifications for the PCI bus of the MPC8314E.

14.1 PCI DC Electrical Characteristics

This table provides the DC electrical characteristics for the PCI interface.

Table 49. PCI DC Electrical Characteristics ¹

| Parameter | Symbol | Test Condition | Min | Max | Unit |
|---------------------------|----------|--|-------------------|-------------------|---------------|
| High-level input voltage | V_{IH} | $V_{OUT} \geq V_{OH} (\text{min})$ or | $0.5 \times NVDD$ | $NVDD + 0.3$ | V |
| Low-level input voltage | V_{IL} | $V_{OUT} \leq V_{OL} (\text{max})$ | -0.5 | $0.3 \times NVDD$ | V |
| High-level output voltage | V_{OH} | $NVDD = \text{min}$, $I_{OH} = -500 \mu\text{A}$ | $0.9 \times NVDD$ | — | V |
| Low-level output voltage | V_{OL} | $NVDD = \text{min}$, $I_{OL} = 1500 \mu\text{A}$ | — | $0.1 \times NVDD$ | V |
| Input current | I_{IN} | $0 \text{ V} \leq V_{IN} \leq NVDD$ | — | ± 10 | μA |

Note:

1. The symbol V_{IN} , in this case, represents the NV_{IN} symbol referenced in Table 1 and Table 2.

14.2 PCI AC Electrical Specifications

This section describes the general AC timing parameters of the PCI bus. Note that the PCI_CLK or PCI_SYNC_IN signal is used as the PCI input clock depending on whether the MPC8314E is configured as a host or agent device. This table shows the PCI AC timing specifications at 66 MHz.

Table 50. PCI AC Timing Specifications at 66 MHz

| Parameter | Symbol ¹ | Min | Max | Unit | Note |
|--------------------------------|---------------------|-----|-----|------|------|
| Clock to output valid | t_{PCKHOV} | — | 6.0 | ns | 2 |
| Output hold from clock | t_{PCKHOX} | 1 | — | ns | 2 |
| Clock to output high impedance | t_{PCKHOZ} | — | 14 | ns | 2, 3 |
| Input setup to clock | t_{PCIVKH} | 3.3 | — | ns | 2, 4 |




Figure 37. Differential Voltage Definitions for Transmitter or Receiver

To illustrate these definitions using real values, consider the case of a CML (Current Mode Logic) transmitter that has a common mode voltage of 2.25 V and each of its outputs, TD and \overline{TD} , has a swing that goes between 2.5V and 2.0V. Using these values, the peak-to-peak voltage swing of each signal (TD or \overline{TD}) is 500 mV p-p, which is referred as the single-ended swing for each signal. In this example, since the differential signaling environment is fully symmetrical, the transmitter output's differential swing (V_{OD}) has the same amplitude as each signal's single-ended swing. The differential output signal ranges between 500 mV and -500 mV, in other words, V_{OD} is 500 mV in one phase and -500 mV in the other phase. The peak differential voltage (V_{DIFFp}) is 500 mV. The peak-to-peak differential voltage ($V_{DIFFp-p}$) is 1000 mV p-p.

15.2 SerDes Reference Clocks

The SerDes reference clock inputs are applied to an internal PLL whose output creates the clock used by the corresponding SerDes lanes. The SerDes reference clocks input is SD_REF_CLK and $\overline{SD_REF_CLK}$ for PCI Express and SGMII interface.

The following sections describe the SerDes reference clock requirements and some application information.

15.2.1 SerDes Reference Clock Receiver Characteristics

Figure 38 shows a receiver reference diagram of the SerDes reference clocks.

- The supply voltage requirements for XCOREVDD are specified in Table 1 and Table 2.
- SerDes Reference Clock Receiver Reference Circuit Structure
 - The SD_REF_CLK and $\overline{SD_REF_CLK}$ are internally AC-coupled differential inputs as shown in Figure 38. Each differential clock input (SD_REF_CLK or $\overline{SD_REF_CLK}$) has a 50- Ω termination to XCOREVSS followed by on-chip AC-coupling.
 - The external reference clock driver must be able to drive this termination.
 - The SerDes reference clock input can be either differential or single-ended. Refer to the Differential Mode and Single-ended Mode description below for further detailed requirements.

16 PCI Express

This section describes the DC and AC electrical specifications for the PCI Express bus of the MPC8315E.

16.1 DC Requirements for PCI Express SD_REF_CLK and SD_REF_CLK

For more information, see [Section 15.2, “SerDes Reference Clocks.”](#)

16.2 AC Requirements for PCI Express SerDes Clocks

This table lists the PCI Express SerDes clock AC requirements.

Table 53. SD_REF_CLK and SD_REF_CLK AC Requirements

| Symbol | Parameter Description | Min | Typ | Max | Unit | Note |
|-------------|---|-----|-----|-----|------|------|
| t_{REF} | REFCLK cycle time | — | 10 | — | ns | — |
| t_{REFCJ} | REFCLK cycle-to-cycle jitter. Difference in the period of any two adjacent REFCLK cycles. | — | — | 100 | ps | — |
| t_{REFPJ} | Phase jitter. Deviation in edge location with respect to mean edge location. | –50 | — | 50 | ps | — |

16.3 Clocking Dependencies

The ports on the two ends of a link must transmit data at a rate that is within 600 parts per million (ppm) of each other at all times. This is specified to allow bit rate clock sources with a ± 300 ppm tolerance.

16.4 Physical Layer Specifications

Following is a summary of the specifications for the physical layer of PCI Express on this device. For further details as well as the specifications of the transport and data link layer please use the *PCI Express Base Specification*, Rev. 1.0a.

16.4.1 Differential Transmitter (TX) Output

This table defines the specifications for the differential output at all transmitters (TXs). The parameters are specified at the component pins.

Table 54. Differential Transmitter (TX) Output Specifications

| Parameter | Symbol | Comments | Min | Typical | Max | Unit | Note |
|--|------------------|---|--------|---------|--------|------|------|
| Unit interval | UI | Each UI is 400 ps \pm 300 ppm. UI does not account for Spread Spectrum Clock dictated variations. | 399.88 | 400 | 400.12 | ps | 1 |
| Differential peak-to-peak output voltage | $V_{TX-DIFFp-p}$ | $V_{TX-DIFFp-p} = 2 * V_{TX-D+} - V_{TX-D-} $ | 0.8 | — | 1.2 | V | 2 |

16.4.2 Transmitter Compliance Eye Diagrams

The TX eye diagram in [Figure 49](#) is specified using the passive compliance/test measurement load (see [Figure 51](#)) in place of any real PCI Express interconnect + RX component. There are two eye diagrams that must be met for the transmitter. Both diagrams must be aligned in time using the jitter median to locate the center of the eye diagram. The different eye diagrams differ in voltage depending on whether it is a transition bit or a de-emphasized bit. The exact reduced voltage level of the de-emphasized bit is always relative to the transition bit.

The eye diagram must be valid for any 250 consecutive UIs.

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.

NOTE

It is recommended that the recovered TX UI be calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function (that is, least squares and median deviation fits).




Figure 49. Minimum Transmitter Timing and Voltage Output Compliance Specifications

16.4.3 Differential Receiver (RX) Input Specifications

This table defines the specifications for the differential input at all receivers (RXs). The parameters are specified at the component pins.

Table 55. Differential Receiver (RX) Input Specifications

| Parameter | Symbol | Comments | Min | Typical | Max | Unit | Note |
|---|-----------------------------------|--|--------|---------|--------|----------|---------|
| Unit interval | UI | Each UI is 400 ps \pm 300 ppm. UI does not account for Spread Spectrum Clock dictated variations. | 399.88 | 400 | 400.12 | ps | 1 |
| Differential peak-to-peak output voltage | $V_{RX-DIFFp-p}$ | $V_{RX-DIFFp-p} = 2 * V_{RX-D+} - V_{RX-D-} $ | 0.175 | — | 1.200 | V | 2 |
| Minimum receiver eye width | T_{RX-EYE} | The maximum interconnect media and Transmitter jitter that can be tolerated by the Receiver can be derived as $T_{RX-MAX-JITTER} = 1 - U_{RX-EYE} = 0.6$ UI. | 0.4 | — | — | UI | 2, 3 |
| Maximum time between the jitter median and maximum deviation from the median. | $T_{RX-EYE-MEDIAN-to-MAX-JITTER}$ | Jitter is defined as the measurement variation of the crossing points ($V_{RX-DIFFp-p} = 0$ V) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. | — | — | 0.3 | UI | 2, 3, 7 |
| AC peak common mode input voltage | $V_{RX-CM-ACp}$ | $V_{RX-CM-ACp} = V_{RXD+} + V_{RXD-} /2 - V_{RX-CM-DC}$ $V_{RX-CM-DC} = DC_{(avg)}$ of $ V_{RX-D+} + V_{RX-D-} /2$ | — | — | 150 | mV | 2 |
| Differential return loss | $RL_{RX-DIFF}$ | Measured over 50 MHz to 1.25 GHz with the D+ and D- lines biased at +300 mV and -300 mV, respectively. | 15 | — | — | dB | 4 |
| Common mode return loss | RL_{RX-CM} | Measured over 50 MHz to 1.25 GHz with the D+ and D- lines biased at 0 V. | 6 | — | — | dB | 4 |
| DC differential input impedance | $Z_{RX-DIFF-DC}$ | RX DC differential mode impedance. | 80 | 100 | 120 | Ω | 5 |
| DC Input Impedance | Z_{RX-DC} | Required RX D+ as well as D- DC Impedance (50 \pm 20% tolerance). | 40 | 50 | 60 | Ω | 2, 5 |

This figure shows the TDM transmit signal timing.




Figure 58. TDM Transmit Signals

22 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions. The MPC8314E is available in a thermally enhanced plastic ball grid array (TEPBGA II), see [Section 22.1, “Package Parameters for the MPC8314E TEPBGA II,”](#) and [Section 22.2, “Mechanical Dimensions of the TEPBGA II,”](#) for information on the TEPBGA II.


22.1 Package Parameters for the MPC8314E TEPBGA II

The package parameters are as provided in the following list. The package type is 29 mm × 29 mm, TEPBGA II.

| | |
|-------------------------|-----------------------------|
| Package outline | 29 mm × 29 mm |
| Interconnects | 620 |
| Pitch | 1 mm |
| Module height (typical) | 2.23 mm |
| Solder balls | 96.5 Sn/3.5 Ag (VR package) |
| Ball diameter (typical) | 0.6 mm |

22.2 Mechanical Dimensions of the TEPBGA II

This figure shows the mechanical dimensions and bottom surface nomenclature of the 620-pin TEPBGA II package.



Notes:

1. All dimensions are in millimeters.
2. Dimensions and tolerances per ASME Y14.5M-1994.
3. Maximum solder ball diameter measured parallel to datum A.
4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.

Figure 59. Mechanical Dimensions and Bottom Surface Nomenclature of the TEPBGA II

22.3 Pinout Listings

This table provides the pin-out listing for the TEPBGA II package.

Table 66. MPC8314E TEPBGA II Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Note |
|----------------------------------|--------------------|----------|--------------|------|
| TSEC2_TXD[1]/CFG_RESET_SOURCE[2] | E8 | I/O | LVDD2_ON | — |
| TSEC2_TXD[0]/CFG_RESET_SOURCE[3] | B7 | I/O | LVDD2_ON | — |
| TSEC2_TX_EN | D12 | O | LVDD2_ON | — |
| TSEC2_TX_ER | B11 | O | LVDD2_ON | — |
| SGMII / PCI Express PHY | | | | |
| TXA | P4 | O | XPADVDD | — |
| $\overline{\text{TXA}}$ | N4 | O | XPADVDD | — |
| RXA | R1 | I | XCOREVDD | — |
| $\overline{\text{RXA}}$ | P1 | I | XCOREVDD | — |
| TXB | U4 | O | XPADVDD | — |
| $\overline{\text{TXB}}$ | V4 | O | XPADVDD | — |
| RXB | U1 | I | XCOREVDD | — |
| $\overline{\text{RXB}}$ | V1 | I | XCOREVDD | — |
| SD_IMP_CAL_RX | N3 | I | XCOREVDD | — |
| $\overline{\text{SD_REF_CLK}}$ | R4 | I | XCOREVDD | — |
| SD_REF_CLK | R5 | I | XCOREVDD | — |
| SD_PLL_TPD | T2 | O | — | — |
| SD_IMP_CAL_TX | V5 | I | XPADVDD | — |
| SDAVDD | T3 | I | — | — |
| SD_PLL_TPA_ANA | T4 | O | — | — |
| SDAVSS | T5 | I | — | — |
| USB Phy | | | | |
| USB_DP | A11 | I/O | USB_VDDA | — |
| USB_DM | A12 | I/O | USB_VDDA | — |
| USB_VBUS | C12 | I | — | — |
| USB_TPA | A14 | O | — | — |
| USB_RBIAS | D14 | I | — | 8 |
| USB_PLL_PWR3 | A13 | I | — | — |
| USB_PLL_GND0 & USB_PLL_GND1 | D13 | I | — | — |
| USB_PLL_PWR1 | B13 | I | — | — |
| USB_VSSA_BIAS | E14 | I | — | — |
| USB_VDDA_BIAS | C14 | I | — | — |
| USB_VSSA | E13 | I | — | — |
| USB_VDDA | E12 | I | — | — |
| GPIO | | | | |
| GPIO_0/DMA_DREQ1/GTM1_TOUT1 | C5 | I/O | NVDD1_ON | — |

Table 75. Heat Sinks and Junction-to-Case Thermal Resistance of MPC8314E TEPBGA II

| Heat Sink Assuming Thermal Grease | Air Flow | 29 × 29 mm TEBGA II |
|------------------------------------|--------------------|--|
| | | Junction-to-Ambient Thermal Resistance |
| AAVID 30 x 30 x 9.4 mm Pin Fin | Natural Convection | 14.4 |
| AAVID 30 x 30 x 9.4 mm Pin Fin | 0.5 m/s | 11.4 |
| AAVID 30 x 30 x 9.4 mm Pin Fin | 1 m/s | 10.1 |
| AAVID 30 x 30 x 9.4 mm Pin Fin | 2 m/s | 8.9 |
| AAVID 35 x 31 x 23 mm Pin Fin | Natural Convection | 12.3 |
| AAVID 35 x 31 x 23 mm Pin Fin | 0.5 m/s | 9.3 |
| AAVID 35 x 31 x 23 mm Pin Fin | 1 m/s | 8.5 |
| AAVID 35 x 31 x 23 mm Pin Fin | 2 m/s | 7.9 |
| AAVID 43 x 41 x 16.5 mm Pin Fin | Natural Convection | 12.5 |
| AAVID 43 x 41 x 16.5 mm Pin Fin | 0.5 m/s | 9.7 |
| AAVID 43 x 41 x 16.5 mm Pin Fin | 1 m/s | 8.5 |
| AAVID 43 x 41 x 16.5 mm Pin Fin | 2 m/s | 7.7 |
| Wakefield, 53 x 53 x 25 mm Pin Fin | Natural Convection | 10.9 |
| Wakefield, 53 x 53 x 25 mm Pin Fin | 0.5 m/s | 8.5 |
| Wakefield, 53 x 53 x 25 mm Pin Fin | 1 m/s | 7.5 |
| Wakefield, 53 x 53 x 25 mm Pin Fin | 2 m/s | 7.1 |

Accurate thermal design requires thermal modeling of the application environment using computational fluid dynamics software which can model both the conduction cooling and the convection cooling of the air moving through the application. Simplified thermal models of the packages can be assembled using the junction-to-case and junction-to-board thermal resistances listed in the thermal resistance table. More detailed thermal models can be made available on request.

Heat sink vendors include the following list:

Aavid Thermalloy 603-224-9988
 80 Commercial St.
 Concord, NH 03301
 Internet: www.aavidthermalloy.com

Alpha Novatech 408-749-7601
 473 Sapena Ct. #12
 Santa Clara, CA 95054
 Internet: www.alphanovatech.com

International Electronic Research Corporation (IERC) 818-842-7277
 413 North Moss St.
 Burbank, CA 91502
 Internet: www.ctscorp.com

This table summarizes the signal impedance targets. The driver impedance are targeted at minimum VDD, nominal NVDD, 105°C.

Table 76. Impedance Characteristics

| Impedance | Local Bus, Ethernet, DUART, Control, Configuration, Power Management | PCI Signals (not including PCI Output Clocks) | PCI Output Clocks (including PCI_SYNC_OUT) | DDR DRAM | Symbol | Unit |
|----------------|--|---|--|-----------|-------------------|------|
| R _N | 42 Target | 25 Target | 42 Target | 20 Target | Z ₀ | Ω |
| R _P | 42 Target | 25 Target | 42 Target | 20 Target | Z ₀ | Ω |
| Differential | NA | NA | NA | NA | Z _{DIFF} | Ω |

Note: Nominal supply voltages. See [Table 1](#), T_j = 105°C.

25.6 Configuration Pin Multiplexing

The MPC8314E provides the user with power-on configuration options that can be set through the use of external pull-up or pull-down resistors of 4.7 kΩ on certain output pins (see customer visible configuration pins). These pins are generally used as output only pins in normal operation.

While $\overline{\text{HRESET}}$ is asserted however, these pins are treated as inputs. The value presented on these pins while $\overline{\text{HRESET}}$ is asserted, is latched when $\overline{\text{PORESET}}$ deasserts, at which time the input receiver is disabled and the I/O circuit takes on its normal function. Careful board layout with stubless connections to these pull-up/pull-down resistors coupled with the large value of the pull-up/pull-down resistor should minimize the disruption of signal quality or speed for output pins thus configured.

25.7 Pull-Up Resistor Requirements

The MPC8314E requires high resistance pull-up resistors (10 kΩ is recommended) on open drain type pins including I²C pins and EPIC interrupt pins.

For more information on required pull up resistors and the connections required for JTAG interface, see AN3438, MPC8315 Design Checklist

26 Ordering Information

Ordering information for the parts fully covered by this specification document is provided in [Section 26.1, “Part Numbers Fully Addressed by this Document.”](#)

26.1 Part Numbers Fully Addressed by this Document

This table provides the Freescale part numbering nomenclature for the MPC8314E. Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact your local Freescale sales office. In addition to the processor frequency, the part numbering scheme