E·XFL

NXP USA Inc. - MPC8314ECVRAGDA Datasheet



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Active
Core Processor	PowerPC e300c3
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	Security; SEC 3.3
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (2)
SATA	-
USB	USB 2.0 + PHY (1)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	620-BBGA Exposed Pad
Supplier Device Package	620-HBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8314ecvragda

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



1 Overview

The MPC8314E incorporates the e300c3 (MPC603e-based) core, which includes 16 Kbytes of L1 instruction and data caches, on-chip memory management units (MMUs), and floating-point support. In addition to the e300 core, the SoC platform includes features such as dual enhanced three-speed 10, 100, 1000 Mbps Ethernet controllers (eTSECs) with SGMII support, a 32- or 16-bit DDR1/DDR2 SDRAM memory controller, a security engine to accelerate control and data plane security protocols, and a high degree of software compatibility with previous-generation PowerQUICC processor-based designs for backward compatibility and easier software migration. The MPC8314E also offers peripheral interfaces such as a 32-bit PCI interface with up to 66 MHz operation, 16-bit enhanced local bus interface with up to 66 MHz operation, TDM interface, and USB 2.0 with an on-chip USB 2.0 PHY.

8314E offers additional high-speed interconnect support with dual single-lane PCI Express interfaces. When not used for PCI Express, the SerDes interface may be configured to support SGMII. The MPC8314E security engine (SEC 3.3) allows CPU-intensive cryptographic operations to be offloaded from the main CPU core. This figure shows a block diagram of the MPC8314E.



Figure 1. MPC8314E Block Diagram

2 MPC8314E Features

The following features are supported in the MPC8314E.

2.1 e300 Core

The e300 core has the following features:

- Operates at up to 400 MHz
- 16-Kbyte instruction cache, 16-Kbyte data cache

NP_

MPC8314E Features

- Combines a True Random Number Generator (TRNG) and a NIST-approved Pseudo-Random Number Generator (PRNG) (as described in Annex C of FIPS140-2 and ANSI X9.62).
- Cyclical Redundancy Check Hardware Accelerator (CRCA)
 - Implements CRC32C as required for iSCSI header and payload checksums, CRC32 as required for IEEE 802 packets, as well as for programmable 32 bit CRC polynomials

2.4 DDR Memory Controller

The DDR1/DDR2 memory controller includes the following features:

- Single 16- or 32-bit interface supporting both DDR1 and DDR2 SDRAM
- Support for up to 266 MHz data rate
- Support for two physical banks (chip selects), each bank independently addressable
- 64-Mbit to 2-Gbit (for DDR1) and to 4-Gbit (for DDR2) devices with x8/x16 data ports (no direct x4 support)
- Support for one 16-bit device or two 8-bit devices on a 16-bit bus or two 16-bit devices on a 32-bit bus
- Support for up to 16 simultaneous open pages
- Supports auto refresh
- On-the-fly power management using CKE
- 1.8-/2.5-V SSTL2 compatible I/O

2.5 PCI Controller

The PCI controller includes the following features:

- Designed to comply with PCI Local Bus Specification Revision 2.3
- Single 32-bit data PCI interface operates at up to 66 MHz
- PCI 3.3-V compatible (not 5-V compatible)
- Support for host and agent modes
- On-chip arbitration, supporting three external masters on PCI
- Selectable hardware-enforced coherency

2.6 TDM Interface

The TDM interface includes the following features:

- Independent receive and transmit with dedicated data, clock and frame sync line
- Separate or shared RCK and TCK whose source can be either internal or external
- Glueless interface to E1/T1 frames and MVIP, SCAS, and H.110 buses
- Up to 128 time slots, where each slot can be programmed to be active or inactive
- 8- or 16-bit word widths
- The TDM Transmitter Sync Signal (TFS), Transmitter Clock Signal (TCK) and Receiver Clock

Electrical Characteristics

	Characteristic	Symbol	Max Value	Unit	Note
DDR2 DRAM I/O supply voltage		GVDD	-0.3 to 1.9	V	—
PCI, local bus, DUART, system control and power management, I ² C, Ethernet management, 1588 timer and JTAG I/O voltage		NVDD	-0.3 to 3.6	V	7
USB, and eTSEC I/O voltage		LVDD	-0.3 to 2.75 or -0.3 to 3.6	V	6, 8
PHY voltage USB PHY		USB_PLL_PWR1	-0.3 to 1.26	V	_
		USB_PLL_PWR3, USB_VDDA_BIAS, VDDA	-0.3 to 3.6	V	Ι
	SERDES PHY	XCOREVDD, XPADVDD, SDAVDD	-0.3 to 1.26	V	_
Input voltage	DDR DRAM signals	MV _{IN}	-0.3 to (GVDD + 0.3)	V	2, 4
	DDR DRAM reference	MVREF	-0.3 to (GVDD + 0.3)	V	2, 4
	eTSEC signals	LV _{IN}	-0.3 to (LVDD + 0.3)	V	3, 4
	Local bus, DUART, SYS_CLK_IN, system control and power management, I ² C, and JTAG signals	NV _{IN}	-0.3 to (NVDD + 0.3)	V	3, 4
	PCI	NV _{IN}	-0.3 to (NVDD + 0.3)	V	5
Storage temperatu	re range	T _{STG}	-55 to150	°C	—

Table 1. Absolute Maximum Ratings ¹ (continued)

Note:

- 1. Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- 2. Caution: MV_{IN} must not exceed GVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 3. **Caution:** (N,L)V_{IN} must not exceed (N,L)VDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 4. (M,N,L)V_{IN} and MVREF may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.
- 5. NV_{IN} on the PCI interface may overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as shown in Figure 2.
- 6. The max value of supply voltage should be selected based on the RGMII mode.
- 7. NVDD means NVDD1_OFF, NVDD1_ON, NVDD2_OFF, NVDD2_ON, NVDD3_OFF, NVDD4_OFF
- 8. LVDD means LVDD1_OFF and LVDD2_ON



3.1.2 Power Supply Voltage Specification

This table provides the recommended operating conditions for theMPC8314E. Note that the values in this table are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed.

Characteristic	Symbol	Recommended Value ¹	Unit	Status in D3 Warm mode	Note
SerDes internal digital power	XCOREVDD	1.0 ± 50 mv	V	Switched Off	
SerDes internal digital power	XCOREVSS	0.0	V		
SerDes I/O digital power	XPADVDD	1.0 ± 50 mv	V	Switched Off	
SerDes I/O digital power	XPADVSS	0.0	V	—	
SerDes analog power for PLL	SDAVDD	1.0 ± 50 mv	V	Switched Off	
SerDes analog power for PLL	SDAVSS	0.0	V	_	
Dedicated 3.3 V analog power for USB PLL	USB_PLL_PWR3	3.3 ± 165mv	V	Switched Off	
Dedicated 1.0 Vanalog power for USB PLL	USB_PLL_PWR1	1.0 ± 50 mv	V	Switched Off	
Dedicated analog ground for USB PLL	USB_PLL_GND	0.0	V	_	
Dedicated USB power for USB bias circuit	USB_VDDA_BIAS	3.3 ± 300 mv	V	Switched Off	
Dedicated USB ground for USB bias circuit	USB_VSSA_BIAS	0.0	V	_	
Dedicated power for USB transceiver	USB_VDDA	3.3 ± 300 mv	V	Switched Off	
Dedicated ground for USB transceiver	USB_VSSA	0.0	V	_	
Core supply voltage	VDD	1.0 ± 50 mv	V	Switched Off	
Core supply voltage	VDDC	1.0 ± 50 mv	V	Switched On	
Analog power for e300 core APLL	AVDD1	1.0 ± 50 mv	V	Switched Off	6
Analog power for system APLL	AVDD2	1.0 ± 50 mv	V	Switched On	6
DDR and DDR2 DRAM I/O voltage	GVDD	2.5 ± 200 mv 1.8 ± 100 mv	V	Switched Off	_
Differential reference voltage for DDR and DDR2 controller	MVREF	GVDD /2	V	Switched Off	_
Standard I/O voltage	NVDD1_ON	3.3 ± 300 mv	V	Switched On	1
Standard I/O voltage	NVDD2_ON	3.3 ± 300 mv	V	Switched On	1
Standard I/O voltage	NVDD1_OFF	3.3 ± 300 mv	V	Switched Off	2
Standard I/O voltage	NVDD2_OFF	3.3 ± 300 mv	V	Switched Off	2
Standard I/O voltage	NVDD3_OFF	3.3 ± 300 mv	V	Switched Off	2
Standard I/O voltage	NVDD4_OFF	3.3 ± 300 mv	V	Switched Off	2
eTSEC/USBdr I/O supply	LVDD1_OFF	2.5 ± 125 mv 3.3 ± 300 mv	V	Switched Off	_
eTSEC I/O supply	LVDD2_ON	2.5 ± 125 mv 3.3 ± 300 mv	V	Switched On	
Analog and digital ground	VSS	0.0	V	_	—
Junction temperature range	T_A/T_J	0 to105	°C	—	3

Table 2. Recommended Operating Conditions



CAUTION

When the device is in D3 warm (standby) mode, all external voltage supplies applied to any I/O pins, with the exception of wake-up pins, must be turned off. Applying supplied external voltage to any I/O pins, except the wake up pins, while the device is in D3 warm standby mode may cause permanent damage to the device.

An example of the power-up sequence is shown in Figure 4 when implemented along with low power D3 warm mode.



Figure 4. Power Up Sequencing Example with Low power D3 Warm Mode

4 Power Characteristics

(Does not include I/O power dissipation)

This table shows the estimated typical power dissipation for this family of devices.

Table 4. MPC8314E Power Dissipation

Core Frequency (MHz)	CSB Frequency (MHz)	Typical ^{1,3}	Maximum ^{1,2}	Unit
266	133	1.116	1.646	W
333	133	1.142	1.665	W
400	133	1.167	1.690	W

Note:

1. The values do not include I/O supply power, but do include core, AVDD, USB PLL, and digital SerDes power.

 Maximum power is based on a voltage of V_{dd} = 1.05V, a junction temperature of T_j = 105°C, and an artificial smoker test.

3. Typical power is based on a voltage of V_{dd} = 1.05V, and an artificial smoker test running at room temperature.



This table shows the estimated typical I/O power dissipation for this family of devices.

Interface	Frequency	GV _{DD} (1.8 V)	GV _{DD} (2.5 V)	NV _{DD} (3.3 V)	LVDD1_OFF/ LVDD2_ON (3.3V)	LVDD2 _ON (3.3V)	VDD33PLL, VDD33ANA (3.3V)	SATA_VDD, VDD1IO, VDD1ANA (1.0V)	XCOREVDD, XPADVDD, SDAVDD (1.0V)	Unit
DDR 1 Rs = 22Ω	266MHz, 32 bits		0.323	—	—	_	_	_	—	W
$Rt = 50\Omega$	200MHz, 32 bits	_	0.291	—	—	_	_	_	—	W
DDR 2 Rs = 22Ω	266MHz, 32 bits	0.246	_	_	—	-	—	—	—	W
Rt = 75Ω	200MHz, 32bits	0.225	_	_	—	_	_	_	—	W
PCI I/O	33 MHz	-	—	0.120	—				—	W
load = 50pF	66 MHz		—	0.249	—			_	—	W
Local bus I/O	66 MHz	_	_		—	0.056	_	_	—	W
load = 20pF	50 MHz	_	_		—	0.040	_	_	—	W
eTSEC I/O	MII, 25MHz	_	—		0.008	_	_	_	—	W
Nultiple by number of	RGMII, 125MHz (3.3V)		_	_	0.078	_	_	_	_	V
used	RGMII, 125MHz (2.5V)	_	—	_	0.044	_	_	_	_	V
USBDR Controller (ULPI mode) Ioad =20pF	60 MHz	_	_	_	0.078	_	_	_		W
USBDR+ Internal PHY (UTMI mode)	480 MHz	_			0.274	_		_	—	W
PCI Express two x1lane	2.5 GHz	_	—	—	_	_	—	_	0.190	W
Other I/O	—	—		0.015	—	—	—	—	—	W

Table 5. MPC8314E Power Dissipation

5 Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the MPC8314E.



DDR and DDR2 SDRAM

This table provides the DDR2 capacitance when GVDD(typ) = 1.8 V.

Table 12. DDR2 SDRAM Capacitance for GVDD(typ) = 1.8 V

Parameter/Condition	Symbol	Min	Max	Unit	Note
Input/output capacitance: DQ, DQS	C _{IO}	6	8	pF	1
Delta input/output capacitance: DQ, DQS	C _{DIO}	_	0.5	pF	1

Note:

1. This parameter is sampled. GVDD = 1.8 V \pm 0.090 V, f = 1 MHz, T_A = 25°C, V_{OUT} = GVDD/2, V_{OUT} (peak-to-peak) = 0.2 V.

This table provides the recommended operating conditions for the DDR SDRAM component(s) of the MPC8314E when GVDD(typ) = 2.5 V.

Table 13. DDR SDRAM DC Electrical Characteristics for GVDD(typ) = 2.5 V

Parameter/Condition	Symbol	Min	Мах	Unit	Note
I/O supply voltage	GVDD	2.3	2.7	V	1
I/O reference voltage	MVREF	0.49 imes GVDD	$0.51 \times GVDD$	V	2
I/O termination voltage	V _{TT}	MVREF – 0.04	MVREF + 0.04	V	3
Input high voltage	V _{IH}	MVREF + 0.15	GVDD + 0.3	V	_
Input low voltage	V _{IL}	-0.3	MVREF – 0.15	V	_
Output leakage current	I _{OZ}	-9.9	-9.9	μΑ	4
Output high current (V _{OUT} = 1.95 V, GVDD = 2.3V)	I _{ОН}	-16.2	—	mA	_
Output low current (V _{OUT} = 0.35 V)	I _{OL}	16.2	_	mA	_

Note:

1. GVDD is expected to be within 50 mV of the DRAM GVDD at all times.

2. MVREF is expected to be equal to 0.5 × GVDD, and to track GVDD DC variations as measured at the receiver. Peak-to-peak noise on MVREF may not exceed ±2% of the DC value.

3. V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MVREF. This rail should track variations in the DC level of MVREF.

4. Output leakage is measured with all outputs disabled, 0 V \leq V_{OUT} \leq GVDD.

This table provides the DDR capacitance when GVDD(typ) = 2.5 V.

Table 14. DDR SDRAM Capacitance for GVDD(typ) = 2.5 V Interface

Parameter/Condition	Symbol	Min	Max	Unit	Note
Input/output capacitance: DQ,DQS	C _{IO}	6	8	pF	1
Delta input/output capacitance: DQ, DQS	C _{DIO}	—	0.5	pF	1

Note:

1. This parameter is sampled. GVDD = $2.5 \text{ V} \pm 0.125 \text{ V}$, f = 1 MHz, T_A = 25° C, V_{OUT} = GVDD/2, V_{OUT} (peak-to-peak) = 0.2 V.

This table provides the current draw characteristics for MV_{REF} .

Table 15. Current Draw Characteristics for MV_{REF}

Parameter / Condition	Symbol	Min	Мах	Unit	Note
Current draw for MV _{REF}	I _{MVREF}	—	500	μΑ	1



DUART

This figure provides the AC test load for the DDR bus.



8 DUART

This section describes the DC and AC electrical specifications for the DUART interface.

8.1 DUART DC Electrical Characteristics

This table lists the DC electrical characteristics for the DUART interface.

Table 21. DUART DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V _{IH}	2.1	NVDD + 0.3	V
Low-level input voltage NVDD	V _{IL}	-0.3	0.8	V
High-level output voltage, $I_{OH} = -100 \ \mu A$	V _{OH}	NVDD - 0.2	—	V
Low-level output voltage, I _{OL} = 100 μA	V _{OL}	—	0.2	V
Input current (0 V \leq V _{IN} \leq NVDD)	I _{IN}	—	± 5	μA

8.2 DUART AC Electrical Specifications

This table lists the AC timing parameters for the DUART interface.

Table 22. DUART AC Timing Specifications

Parameter	Value	Unit	Note
Minimum baud rate	256	baud	—
Maximum baud rate	> 1,000,000	baud	1
Oversample rate	16	-	2

Note:

1. Actual attainable baud rate is limited by the latency of interrupt processing.

2. The middle of a start bit is detected as the eighth sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each sixteenth sample.

9 Ethernet: Three-Speed Ethernet, MII Management

This section provides the AC and DC electrical characteristics for three-speed, 10/100/1000, and MII management.





This figure shows the RGMII and RTBI AC timing and multiplexing diagrams.

Figure 15. RGMII and RTBI AC Timing and Multiplexing Diagrams

9.3 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals management data input/output (MDIO) and management data clock (MDC). The electrical characteristics for MII, RMII, RGMII, and RTBI are specified in Section 9.1, "eTSEC (10/100/1000 Mbps)—MII/RMII/RGMII/RTBI Electrical Characteristics."

9.3.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in this table.

Parameter	Symbol	Conditions		Min	Мах	Unit
Supply voltage (3.3 V)	NVDD			3.0	3.6	V
Output high voltage	V _{OH}	I _{OH} = -1.0 mA	NVDD = Min	2.10	NVDD + 0.3	V
Output low voltage	V _{OL}	I _{OL} = 1.0 mA	NVDD = Min	V _{SS}	0.50	V
Input high voltage	V _{IH}	—	_	2.00	—	V
Input low voltage	V _{IL}			_	0.80	V
Input high current	I _{IH}	NVDD = Max	$V_{IN}^{1} = 2.1 V$	_	40	μΑ

Table 30. MII Management DC Electrical Characteristics Powered at 3.3 V



Ethernet: Three-Speed Ethernet, MII Management

Table 33. 1588 Timer AC Specifications (continued)

Note:

1. The timer can operate on rtc_clock or tmr_clock. These clocks get muxed and any one of them can be selected.

2. Asynchronous signals.

3. Inputs need to be stable at least one TMR clock.

9.5 SGMII Interface Electrical Characteristics

Each SGMII port features a 4-wire AC-Coupled serial link from the dedicated SerDes interface of MPC8315E as shown in Figure 17, where C_{TX} is the external (on board) AC-Coupled capacitor. Each output pin of the SerDes transmitter differential pair features 50- Ω output impedance. Each input of the SerDes receiver differential pair features 50- Ω on-die termination to XCOREVSS. The reference circuit of the SerDes transmitter and receiver is shown in Figure 48.

When an eTSEC port is configured to operate in SGMII mode, the parallel interface's output signals of this eTSEC port can be left floating. The input signals should be terminated based on the guidelines described in Section 25.4, "Connection Recommendations," as long as such termination does not violate the desired POR configuration requirement on these pins, if applicable.

When operating in SGMII mode, the TSEC_GTX_CLK125 clock is not required for this port. Instead, SerDes reference clock is required on SD_REF_CLK and SD_REF_CLK pins.

9.5.1 DC Requirements for SGMII SD_REF_CLK and SD_REF_CLK

The characteristics and DC requirements of the separate SerDes reference clock are described in Section 15, "High-Speed Serial Interfaces (HSSI)."

9.5.2 AC Requirements for SGMII SD_REF_CLK and SD_REF_CLK

This table lists the SGMII SerDes reference clock AC requirements. Please note that SD_REF_CLK and SD_REF_CLK are not intended to be used with, and should not be clocked by, a spread spectrum clock source.

Symbol	Parameter Description	Min	Typical	Max	Unit	Note
t _{REF}	REFCLK cycle time	_	8	_	ns	
t _{REFCJ}	REFCLK cycle-to-cycle jitter. Difference in the period of any two adjacent REFCLK cycles		—	100	ps	
t _{REFPJ}	Phase jitter. Deviation in edge location with respect to mean edge location	-50	—	50	ps	

Table 34. SD_REF_CLK and SD_REF_CLK AC Requirements

9.5.3 SGMII Transmitter and Receiver DC Electrical Characteristics

Table 35 and Table 36 describe the SGMII SerDes transmitter and receiver AC-coupled DC electrical characteristics. Transmitter DC characteristics are measured at the transmitter outputs (SD_TX[n] and SD_TX[n]) as depicted in Figure 16.



Parameter	Symbol	Min	Тур	Мах	Unit	Note
Supply Voltage	XCOREVDD	0.95	1.0	1.05	V	—
Output high voltage	VOH		_	XCOREVDD _{-Typ} /2+ V _{OD} _{-max} /2	mV	1
Output low voltage	VOL	XCOREVDD _{-Typ} /2- V _{OD} _{-max} /2	_	—	mV	1
Output ringing	V _{RING}	—	_	10	%	—
		323	500	725		Equalization setting: 1.0x
	V _{OD}	296	459	665		Equalization setting: 1.09x
		269	417	604		Equalization setting: 1.2x
Output differential voltage ^{2, 3, 5}		243	376	545	mV	Equalization setting: 1.33x
		215	333	483		Equalization setting: 1.5x
		189	292	424		Equalization setting: 1.71x
		162	250	362		Equalization setting: 2.0x
Output offset voltage	V _{OS}	425	500	575	mV	1, 4
Output impedance (single-ended)	R _O	40	_	60	Ω	—
Mismatch in a pair	ΔR_{O}	_		10	%	—
Change in V_{OD} between "0" and "1"	$\Delta V_{OD} $	—		25	mV	—
Change in V _{OS} between "0" and "1"	ΔV_{OS}	—	—	25	mV	—
Output current on short to GND	I _{SA} , I _{SB}	_	_	40	mA	—

Note:

1. This will not align to DC-coupled SGMII. XCOREVDD_{-Typ}=1.0V.

2. $|V_{OD}| = |V_{TXn} - V_{TXn}|$. $|V_{OD}|$ is also referred as output differential peak voltage. $V_{TX-DIFFp-p} = 2^*|V_{OD}|$. 3. The $|V_{OD}|$ value shown in the table assumes the following transmit equalization setting in the TXEQA (for SerDes lane A) or TXEQE (for SerDes lane E) bit field of MPC8315E's SerDes Control Register 0:

• The LSbits (bit [1:3]) of the above bit field is set based on the equalization setting shown in table.

V_{OS} is also referred to as output common mode voltage.
 The |V_{OD}| value shown in the Typ column is based on the condition of XCOREVDD._{Typ}=1.0V, no common mode offset variation (V_{OS} = 500 mV), SerDes transmitter is terminated with 100-Ω differential load between TX[n] and TX[n].



This figure shows the AC timing diagram for the I^2C bus.



Figure 33. I²C Bus AC Timing Diagram

14 PCI

This section describes the DC and AC electrical specifications for the PCI bus of the MPC8314E.

14.1 PCI DC Electrical Characteristics

This table provides the DC electrical characteristics for the PCI interface.

Parameter	Symbol	Test Condition	Min	Мах	Unit
High-level input voltage	V _{IH}	$V_{OUT} \ge V_{OH}$ (min) or	0.5 x NVDD	NVDD + 0.3	V
Low-level input voltage	V _{IL}	$V_{OUT} \le V_{OL}$ (max)	-0.5	0.3 imes NVDD	V
High-level output voltage	V _{OH}	NVDD = min, I _{OH} = -500 μA	0.9 x NVDD	—	V
Low-level output voltage	V _{OL}	NVDD = min, I _{OL} = 1500 μA	—	0.1 x NVDD	V
Input current	I _{IN}	$0~V \leq V_{IN} \leq NVDD$	—	± 10	μA

Table 49. PCI DC Electrical Characteristics ¹

Note:

1. The symbol V_{IN} , in this case, represents the NV_{IN} symbol referenced in Table 1 and Table 2.

14.2 PCI AC Electrical Specifications

This section describes the general AC timing parameters of the PCI bus. Note that the PCI_CLK or PCI_SYNC_IN signal is used as the PCI input clock depending on whether the MPC8314E is configured as a host or agent device. This table shows the PCI AC timing specifications at 66 MHz.

Parameter	Symbol ¹	Min	Мах	Unit	Note
Clock to output valid	t _{PCKHOV}	_	6.0	ns	2
Output hold from clock	t _{PCKHOX}	1		ns	2
Clock to output high impedance	t _{PCKHOZ}	_	14	ns	2, 3
Input setup to clock	t _{PCIVKH}	3.3	_	ns	2, 4

 Table 50. PCI AC Timing Specifications at 66 MHz



15.2.4 AC Requirements for SerDes Reference Clocks

The clock driver selected should provide a high quality reference clock with low phase noise and cycle-to-cycle jitter. Phase noise less than 100KHz can be tracked by the PLL and data recovery loops and is less of a problem. Phase noise above 15MHz is filtered by the PLL. The most problematic phase noise occurs in the 1-15MHz range. The source impedance of the clock driver should be 50 Ω to match the transmission line and reduce reflections which are a source of noise to the system.

This table describes some AC parameters common to SGMII and PCI Express protocols.

Table 52. SerDes Reference Clock Common AC Parameters

At recommended operating conditions with XCOREVDD= 1.0V \pm 5%

Parameter	Symbol	Min	Max	Unit	Note
Rising Edge Rate	Rise Edge Rate	1.0	4.0	V/ns	2, 3
Falling Edge Rate	Fall Edge Rate	1.0	4.0	V/ns	2, 3
Differential Input High Voltage	V _{IH}	+200	_	mV	2
Differential Input Low Voltage	V _{IL}	_	-200	mV	2
Rising edge rate (SDn_REF_CLK) to falling edge rate (SDn_REF_CLK) matching	Rise-Fall Matching	_	20	%	1, 4

Note:

- 1. Measurement taken from single ended waveform.
- 2. Measurement taken from differential waveform.
- Measured from -200 mV to +200 mV on the differential waveform (derived from SDn_REF_CLK minus SDn_REF_CLK). The signal must be monotonic through the measurement region for rise and fall time. The 400 mV measurement window is centered on the differential zero crossing. See Figure 46.
- 4. Matching applies to rising edge rate for SDn_REF_CLK and falling edge rate for SDn_REF_CLK. It is measured using a 200 mV window centered on the median cross point where SDn_REF_CLK rising meets SDn_REF_CLK falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of SDn_REF_CLK should be compared to the Fall Edge Rate of SDn_REF_CLK, the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 47.



Figure 46. Differential Measurement Points for Rise and Fall Time



IPIC

This figure provides the AC test load for the GPIO.



19 IPIC

This section describes the DC and AC electrical specifications for the external interrupt pins of the MPC8314E.

19.1 IPIC DC Electrical Characteristics

This table provides the DC electrical characteristics for the external interrupt pins.

Characteristic	Symbol	Condition	Min	Max	Unit
Input high voltage	V _{IH}	—	2.1	NVDD + 0.3	V
Input low voltage	V _{IL}	—	-0.3	0.8	V
Input current	I _{IN}	—	_	±5	μA
Output high voltage	V _{OH}	I _{OH} = -8.0 mA	2.4	—	V
Output low voltage	V _{OL}	I _{OL} = 8.0 mA	_	0.5	V
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	_	0.4	V

Table 60. IPIC DC Electrical Characteristics

19.2 IPIC AC Timing Specifications

This table provides the IPIC input and output AC timing specifications.

Table 61. IPIC Input AC Timing Specifications

Characteristic	Symbol ¹	Min	Unit
IPIC inputs—minimum pulse width	t _{PIWID}	20	ns

Note:

IPIC inputs and outputs are asynchronous to any visible clock. IPIC outputs should be synchronized before use by any
external synchronous logic. IPIC inputs are required to be valid for at least t_{PIWID} ns to ensure proper operation when
working in edge triggered mode.

20 SPI

This section describes the DC and AC electrical specifications for the SPI of the MPC8314E.



This figure shows the SPI timing in slave mode (external clock).



Note: The clock edge is selectable on SPI.



This figure shows the SPI timing in master mode (internal clock).



Figure 56. SPI AC Timing in Master Mode (Internal Clock) Diagram

21 TDM

This section describes the DC and AC electrical specifications for the TDM of the MPC8314E.

21.1 TDM DC Electrical Characteristics

This table provides the DC electrical characteristics TDM.

Table 64. TDM DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Мах	Unit
Output high voltage	V _{OH}	I _{OH} = -8.0 mA	2.4	—	V
Output low voltage	V _{OL}	I _{OL} = 8.0 mA	—	0.5	V
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	—	0.4	V
Input high voltage	V _{IH}	—	2.1	NVDD + 0.3	V
Input low voltage	V _{IL}	—	-0.3	0.8	V
Input current	I _{IN}	$0 \ V \leq V_{IN} \leq NVDD$	—	± 5	μA



Package and Pin Listings

Table 66	MPC8314F T	FPBGA II	Pinout I	istina ((continued)
			i mout E	.isung (continucuj

Signal	Package Pin Number	Pin Type	Power Supply	Note				
LGPL1/LFALE	AA28	0	NVDD3_OFF	—				
LGPL2/LFRE/LOE	Y25	0	NVDD3_OFF	11				
LGPL3/LFWP	Y24	0	NVDD3_OFF	—				
LGPL4/LGTA/LUPWAIT/LFRB	AA26	I/O	NVDD3_OFF	2				
LGPL5	AF22	0	NVDD3_OFF	11				
LCLK0	AH25	0	NVDD3_OFF	10				
LCLK1	AD24	0	NVDD3_OFF	10				
	DUART							
UART_SOUT1/MSRCID0 (DDR ID)/LSRCID0	C15	0	NVDD2_OFF	—				
UART_SIN1/MSRCID1 (DDR ID)/LSRCID1	B16	I/O	NVDD2_OFF	—				
UART_CTS[1]/MSRCID2 (DDR ID)/LSRCID2	D16	I/O	NVDD2_OFF	—				
UART_RTS[1]/MSRCID3 (DDR ID)/LSRCID3	B17	0	NVDD2_OFF	—				
UART_SOUT2/MSRCID4 (DDR ID)/LSRCID4	A16	0	NVDD2_OFF	—				
UART_SIN2/MDVAL (DDR ID)/LDVAL	C16	I/O	NVDD2_OFF	—				
UART_CTS[2]	A17	I	NVDD2_OFF	—				
UART_RTS[2]	A18	0	NVDD2_OFF	—				
	I ² C interface			•				
IIC_SDA/CKSTOP_OUT	N1	I/O	NVDD4_OFF	2				
IIC_SCL/CKSTOP_IN	N2	I/O	NVDD4_OFF	2				
	Interrupts			•				
MCP_OUT	W1	0	NVDD1_OFF	2				
IRQ[0]/MCP_IN	Y3	I	NVDD1_OFF	—				
IRQ[1]	E1	I	NVDD1_ON	—				
IRQ[2]	Α7	I	NVDD1_ON	_				
IRQ[3]	AA1	I	NVDD1_OFF	_				
IRQ[4]	Y5	I	NVDD1_OFF	_				
IRQ[5]/CORE_SRESET_IN	AA2	I	NVDD1_OFF	—				
IRQ[6] /CKSTOP_OUT	AA4	I/O	NVDD1_OFF	—				
IRQ[7]/CKSTOP_IN	AA5	I	NVDD1_OFF	—				
Configuration								
CFG_CLKIN_DIV	A5	I	NVDD1_ON	11				
EXT_PWR_CTRL	D3	0	NVDD1_ON	11				
PMC_PWR_OK	D4	I	_	11				



Package and Pin Listings

Signal	Package Pin Number	Pin Type	Power Supply	Note
VDD	J15, K15, K16, K17, K18, K19, L10, L19, M10, T10, U10, U19, V10, V19, W11, W12, W13, W14, W15, W16, W17, W18, P23, R23, T19, M26, N26, P28, R28, U23, N27	I	_	_
VDDC	J14, K11, K12, K13, K14, M19	I		_
VSS	A3, A27, B3, B12, B24, B28, C6, C8, C13, C17, C21, C23, C26, D2, D7, D15, D18, D20, D22, E4, E6, E11, E24, E26, F8, F12, F14, F17, F20, G3, G26, H4, H23, J6, J26, K25, L4, L11, L12, L13, L14, L15, L16, L17, L18, L23, L28, M3, M11, M12, M13, M14, M15, M16, M17, M18, N5, N11, N12, N13, N14, N15, N16, N17, N18, P6, P11, P12, P13, P14, P15, P16, P17, P18, R6, R11, R12, R13, R14, R15, R16, R17, R18, T11, T12, T13, T14, T15, T16, T17, T18, U5, U6, U11, U12, U13, U14, U15, U16, U17, U18, V6, V11, V12, V13, V14, V15, V16, V17, V18, W5, W25, W27, Y2, Y23, AA6, AA27, AB2, AB26, AC5, AC9, AC12, AC18, AC21, AD3, AD14, AD16, AD20, AD26, AE2, AE7, AE11, AE16, AE22, AE24, AF2, AF9, AF12, AF18, AF20, AF23, AF27, AG1, AG5, AG11, AG16, AG22, AG28, AH27, U28,N28, M28, T28, V27, M27, V28, T26, P24, R19, R20, R24, M24, N24, P19, P20, P25, P27, R25, R27, T24	I		
XCOREVDD	P2, P10, R2, T1	I	—	—
XCOREVSS	R3, R10, U2, V2	I	—	—
XPADVDD	P3, R9, U3	I	—	—
XPADVSS	P5, P9, V3	I	—	—

Table 66. MPC8314E TEPBGA II Pinout Listing (continued)

Note:

1. This pin is an open drain signal. A weak pull-up resistor (1 k Ω) should be placed on this pin to NVDD.

2. This pin is an open drain signal. A weak pull-up resistor (2–10 k Ω) should be placed on this pin to NVDD.

3. This output is actively driven during reset rather than being three-stated during reset.

4. These JTAG pins have weak internal pull-up P-FETs that are always enabled.

5. This pin should have a weak pull up if the chip is in PCI host mode. Follow PCI specifications recommendation.

6. This pin must always be tied to VSS.

7. Thermal sensitive resistor.

8. This pin should be connected to USB_VSSA_BIAS through 10K precision resistor.

 The LB_POR_CFG_BOOT_ECC functionality for this pin is only available in MPC8314E revision 1.1 and later. The LB_POR_CFG_BOOT_ECC is sampled only during the PORESET negation. This pin with an internal pull down resistor enables the ECC by default. To disable the ECC an external strong pull up resistor or a tristate buffer is needed.

10. This pin has a weak internal pull-down.

11. This pin has a weak internal pull-up.



24.2 Thermal Management Information

For the following sections, $P_D = (VDD \times I_{DD}) + P_{I/O}$ where $P_{I/O}$ is the power dissipation of the I/O drivers.

24.2.1 Estimation of Junction Temperature with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T_J, can be obtained from the equation:

 $T_{J} = T_{A} + (R_{\theta JA} \times P_{D})$ where: $T_{J} = \text{junction temperature (°C)}$ $T_{A} = \text{ambient temperature for the package (°C)}$ $R_{\theta JA} = \text{junction to ambient thermal resistance (°C/W)}$ $P_{D} = \text{power dissipation in the package (W)}$

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. As a general statement, the value obtained on a single layer board is appropriate for a tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated. Test cases have demonstrated that errors of a factor of two (in the quantity $T_J - T_A$) are possible.

24.2.2 Estimation of Junction Temperature with Junction-to-Board Thermal Resistance

The thermal performance of a device cannot be adequately predicted from the junction to ambient thermal resistance. The thermal performance of any component is strongly dependent on the power dissipation of surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

 $T_J = T_B + (R_{\theta JB} \times P_D)$ where:

 T_J = junction temperature (°C) T_B = board temperature at the package perimeter (°C)

 $R_{\theta JB}$ = junction to board thermal resistance (°C/W) per JESD51-8

 P_D = power dissipation in the package (W)

When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. The application board should be similar to the thermal test condition: the component is soldered to a board with internal planes.



	7		

		29 \times 29 mm TEBGA II	
Heat Sink Assuming Thermal Grease	Air Flow	Junction-to-Ambient Thermal Resistance	
AAVID 30 x 30 x 9.4 mm Pin Fin	Natural Convection	14.4	
AAVID 30 x 30 x 9.4 mm Pin Fin	0.5 m/s	11.4	
AAVID 30 x 30 x 9.4 mm Pin Fin	1 m/s	10.1	
AAVID 30 x 30 x 9.4 mm Pin Fin	2 m/s	8.9	
AAVID 35 x 31 x 23 mm Pin Fin	Natural Convection	12.3	
AAVID 35 x 31 x 23 mm Pin Fin	0.5 m/s	9.3	
AAVID 35 x 31 x 23 mm Pin Fin	1 m/s	8.5	
AAVID 35 x 31 x 23 mm Pin Fin	2 m/s	7.9	
AAVID 43 x 41 x 16.5 mm Pin Fin	Natural Convection	12.5	
AAVID 43 x 41 x 16.5 mm Pin Fin	0.5 m/s	9.7	
AAVID 43 x 41 x 16.5 mm Pin Fin	1 m/s	8.5	
AAVID 43 x 41 x 16.5 mm Pin Fin	2 m/s	7.7	
Wakefield, 53 x 53 x 25 mm Pin Fin	Natural Convection	10.9	
Wakefield, 53 x 53 x 25 mm Pin Fin	0.5 m/s	8.5	
Wakefield, 53 x 53 x 25 mm Pin Fin	1 m/s	7.5	
Wakefield, 53 x 53 x 25 mm Pin Fin	2 m/s	7.1	

Table 75. Heat Sinks and Junction-to-Case Thermal Resistance of MPC8314E TEPBGA II

Accurate thermal design requires thermal modeling of the application environment using computational fluid dynamics software which can model both the conduction cooling and the convection cooling of the air moving through the application. Simplified thermal models of the packages can be assembled using the junction-to-case and junction-to-board thermal resistances listed in the thermal resistance table. More detailed thermal models can be made available on request.

Heat sink vendors include the following list:

Aavid Thermalloy 80 Commercial St.	603-224-9988
Concord, NH 03301 Internet: www.aavidthermalloy.com	
Alpha Novatech 473 Sapena Ct. #12 Santa Clara, CA 95054 Internet: www.alphanovatech.com	408-749-7601
International Electronic Research Corporation (413 North Moss St. Burbank, CA 91502 Internet: www.ctscorp.com	IERC) 818-842-7277

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. & Tm. Off. QorlQ is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. © 2011 Freescale Semiconductor, Inc.

Document Number: MPC8314EEC Rev. 2 11/2011



