# E·XFL



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

### Details

Active
PowerPC e300c3
1 Core, 32-Bit
400MHz
-
DDR, DDR2
No
-
10/100/1000Mbps (2)
-
USB 2.0 + PHY (1)
1.8V, 2.5V, 3.3V
0°C ~ 105°C (TA)
-
620-BBGA Exposed Pad
620-HBGA (29x29)
https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8314vragda

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





- One floating point unit and two integer units
- Software-compatible with the Freescale processor families implementing the PowerPC Architecture
- Performance monitor

## 2.2 Serial Interfaces

The following interfaces are supported in the MPC8314E.

- Two enhanced TSECs (eTSECs)
- Two Ethernet interfaces using one RGMII/MII/RMII/RTBI or SGMII (no GMII)
- Dual UART, one I<sup>2</sup>C, and one SPI interface

## 2.3 Security Engine

The security engine is optimized to handle all the algorithms associated with IPSec, 802.11i, and iSCSI. The security engine contains one crypto-channel, a controller, and a set of crypto execution units (EUs). The execution units are:

- Public key execution unit (PKEU)
  - RSA and Diffie-Hellman (to 4096 bits)
  - Programmable field size up to 2048 bits
  - Elliptic curve cryptography (1023 bits)
  - F2m and F(p) modes
  - Programmable field size up to 511 bits
- Data encryption standard execution unit (DEU)
  - DES, 3DES
  - Two key (K1, K2) or three key (K1, K2, K3)
  - ECB, CBC, CFB-64 and OFB-64 modes for both DES and 3DES
- Advanced encryption standard unit (AESU)
  - Implements the Rinjdael symmetric key cipher
  - Key lengths of 128, 192, and 256 bits
  - ECB, CBC, CCM, CTR, GCM, CMAC, OFB, CFB, XCBC-MAC and LRW modes
  - XOR acceleration
- Message digest execution unit (MDEU)
  - SHA with 160-bit, 256-bit, 384-bit and 512-bit message digest
  - SHA-384/512
  - MD5 with 128-bit message digest
  - HMAC with either algorithm
- Random number generator (RNG)



This table shows the estimated typical I/O power dissipation for this family of devices.

Interface	Frequency	GV <sub>DD</sub> (1.8 V)	GV <sub>DD</sub> (2.5 V)	NV <sub>DD</sub> (3.3 V)	LVDD1_OFF/ LVDD2_ON (3.3V)	LVDD2 _ON (3.3V)	VDD33PLL, VDD33ANA (3.3V)	SATA_VDD, VDD1IO, VDD1ANA (1.0V)	XCOREVDD, XPADVDD, SDAVDD (1.0V)	Unit
DDR 1 Rs = 22Ω	266MHz, 32 bits		0.323	—	—	_	_	_	—	W
$Rt = 50\Omega$	200MHz, 32 bits	_	0.291	—	—	_	_	_	—	W
DDR 2 Rs = 22Ω	266MHz, 32 bits	0.246	_	_	—	-	—	—	—	W
Rt = 75Ω	200MHz, 32bits	0.225	_	_	—	_	_	_	—	W
PCI I/O	33 MHz	-	—	0.120	—				—	W
load = 50pF	66 MHz		—	0.249	—			_	—	W
Local bus I/O	66 MHz	_	_		—	0.056	_	_	—	W
load = 20pF	50 MHz	_	_		—	0.040	_	_	—	W
eTSEC I/O	MII, 25MHz	_	—		0.008	_	_	_	—	W
Nultiple by number of	RGMII, 125MHz (3.3V)		_	_	0.078	_	_	_	_	V
used	RGMII, 125MHz (2.5V)	_	—	_	0.044	_	_	_	_	V
USBDR Controller (ULPI mode) Ioad =20pF	60 MHz	_	_	_	0.078	_	_	_		W
USBDR+ Internal PHY (UTMI mode)	480 MHz	_			0.274	_		_	—	W
PCI Express two x1lane	2.5 GHz	_	—	—	_	_	—	—	0.190	W
Other I/O	—	—		0.015	—	—	—	—	—	W

### Table 5. MPC8314E Power Dissipation

# 5 Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the MPC8314E.



#### DDR and DDR2 SDRAM

### Table 19. DDR SDRAM Input AC Timing Specifications

At recommended operating conditions with GVDD of (2.5V  $\pm$  200 mV)

Controller Skew for MDQS—MDQ	t <sub>CISKEW</sub>			ps	1, 2
266 MHz		-750	750		
200 MHz		-1250	1250		

### Note:

1. t<sub>CISKEW</sub> represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit to be captured with MDQS[n]. This should be subtracted from the total timing budget.

 The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called t<sub>DISKEW</sub>. This can be determined by the following equation: t<sub>DISKEW</sub> =+/-(T/4 – abs(t<sub>CISKEW</sub>)) where T is the clock period and abs(t<sub>CISKEW</sub>) is the absolute value of t<sub>CISKEW</sub>.

This figure shows the DDR SDRAM input AC timing for the tolerated MDQS to MDQ skew (t<sub>DISKEW</sub>)



Figure 5. Timing Diagram for t<sub>DISKEW</sub>

### 7.2.2 DDR and DDR2 SDRAM Output AC Timing Specifications

### Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications

At recommended operating conditions

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Note
MCK[n] cycle time at MCK[n]/MCK[n] crossing	t <sub>MCK</sub>	7.5	10	ns	2
ADDR/CMD output setup with respect to MCK 266 MHz 200 MHz	t <sub>DDKHAS</sub>	2.9 3.5		ns	3
ADDR/CMD output hold with respect to MCK 266 MHz 200 MHz	t <sub>DDKHAX</sub>	3.15 4.20		ns	3
MCS[n] output setup with respect to MCK 266 MHz 200 MHz	t <sub>DDKHCS</sub>	3.15 4.20		ns	3



DUART

This figure provides the AC test load for the DDR bus.



# 8 DUART

This section describes the DC and AC electrical specifications for the DUART interface.

# 8.1 DUART DC Electrical Characteristics

This table lists the DC electrical characteristics for the DUART interface.

### Table 21. DUART DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V <sub>IH</sub>	2.1	NVDD + 0.3	V
Low-level input voltage NVDD	V <sub>IL</sub>	-0.3	0.8	V
High-level output voltage, $I_{OH} = -100 \ \mu A$	V <sub>OH</sub>	NVDD - 0.2	—	V
Low-level output voltage, I <sub>OL</sub> = 100 μA	V <sub>OL</sub>	—	0.2	V
Input current (0 V $\leq$ V <sub>IN</sub> $\leq$ NVDD)	I <sub>IN</sub>	—	± 5	μA

# 8.2 DUART AC Electrical Specifications

This table lists the AC timing parameters for the DUART interface.

Table 22. DUART AC Timing Specifications

Parameter	Value	Unit	Note
Minimum baud rate	256	baud	—
Maximum baud rate	> 1,000,000	baud	1
Oversample rate	16		2

Note:

1. Actual attainable baud rate is limited by the latency of interrupt processing.

2. The middle of a start bit is detected as the eighth sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each sixteenth sample.

# 9 Ethernet: Three-Speed Ethernet, MII Management

This section provides the AC and DC electrical characteristics for three-speed, 10/100/1000, and MII management.



### Table 28. RMII Receive AC Timing Specifications (continued)

At recommended operating conditions with LVDD of 3.3 V  $\pm$  300 mv

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
RXD[1:0], CRS_DV, RX_ER setup time to REF_CLK	t <sub>RMRDVKH</sub>	4.0		—	ns
RXD[1:0], CRS_DV, RX_ER hold time to REF_CLK	t <sub>rmrdxkh</sub>	2.0		—	ns
REF_CLK clock rise V <sub>IL</sub> (min) to V <sub>IH</sub> (max)	t <sub>RMXR</sub>	1.0		4.0	ns
REF_CLK clock fall time $V_{IH}(max)$ to $V_{IL}(min)$	t <sub>RMXF</sub>	1.0	_	4.0	ns

Note:

1. The symbols used for timing specifications herein follow the pattern of t<sub>(first three letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>RMRDVKH</sub> symbolizes RMII receive timing (RMR) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>RMX</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>RMRDXKL</sub> symbolizes RMII receive timing (RMR) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>RMX</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>RMRDXKL</sub> symbolizes RMII receive timing (RMR) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>RMX</sub> clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>RMX</sub> represents the RMII (RM) reference (X) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).</sub>

This figure provides the AC test load.



Figure 13. AC Test Load

This figure shows the RMII receive AC timing diagram.



Figure 14. RMII Receive AC Timing Diagram

### 9.2.3 RGMII and RTBI AC Timing Specifications

This table presents the RGMII and RTBI AC timing specifications.

### Table 29. RGMII and RTBI AC Timing Specifications

At recommended operating conditions (see Table 2)

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
Data to clock output skew (at transmitter)	t <sub>SKRGT</sub>	-0.6	—	0.6	ns
Data to clock input skew (at receiver) <sup>2</sup>	t <sub>SKRGT</sub>	1.0	—	2.6	ns



This figure shows the MII management AC timing diagram.



Figure 16. MII Management Interface Timing Diagram

## 9.4 1588 Timer Specifications

This section describes the DC and AC electrical specifications for the 1588 timer.

### 9.4.1 1588 Timer DC Specifications

This table provides the 1588 timer DC specifications.

**Table 32. GPIO DC Electrical Characteristics** 

Characteristic	Symbol	Condition	Min	Мах	Unit
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -8.0 mA	2.4	—	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8.0 mA	—	0.5	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	—	0.4	V
Input high voltage	V <sub>IH</sub>	—	2.0	NVDD + 0.3	V
Input low voltage	V <sub>IL</sub>	—	-0.3	0.8	V
Input current	I <sub>IN</sub>	$0 \text{ V} \leq \text{V}_{IN} \leq \text{NVDD}$	—	± 5	μA

### 9.4.2 1588 Timer AC Specifications

This table provides the 1588 timer AC specifications.

Table	33.	1588	Timer	AC	S	pecifications
					-	

Parameter	Symbol	Min	Max	Unit	Note
Timer clock cycle time	t <sub>TMRCK</sub>	0	70	MHz	1
Input setup to timer clock	t <sub>TMRCKS</sub>	—	—	—	2, 3
Input hold from timer clock	t <sub>TMRCKH</sub>	—	—	—	2, 3
Output clock to output valid	t <sub>GCLKNV</sub>	0	6	ns	
Timer alarm to output valid	t <sub>TMRAL</sub>	_	_	_	2

Ethernet: Three-Speed Ethernet, MII Management



Figure 17. 4-Wire AC-Coupled SGMII Serial Link Connection Example



Figure 18. SGMII Transmitter DC Measurement Circuit

Table 36. SGMII DC	<b>Receiver Electrical</b>	Characteristics
--------------------	----------------------------	-----------------

Parameter		Symbol	Min	Тур	Max	Unit	Note
Supply Voltage		XCOREVDD	0.95	1.0	1.05	V	—
DC Input voltage range		—		N/A		—	1
Input differential voltage	EQ = 0	V <sub>RX_DIFFp-p</sub>	100	—	1200	mV	2, 4
	EQ = 1		175	—			
Loss of signal threshold	EQ = 0	VLOS	30	—	100	mV	3, 4
	EQ = 1	]	65	—	175		



### Ethernet: Three-Speed Ethernet, MII Management

### **Table 38. SGMII Receive AC Timing Specifications**

At recommended operating conditions with XCOREVDD =  $1.0V \pm 5\%$ .

Parameter	Symbol	Min	Тур	Max	Unit	Note
Deterministic Jitter Tolerance	JD	0.37	—	_	UI p-p	1
Combined Deterministic and Random Jitter Tolerance	JDR	0.55	—	_	UI p-p	1
Sinusoidal Jitter Tolerance	JSIN	0.1	—	_	UI p-p	1
Total Jitter Tolerance	JT	0.65	—	_	UI p-p	1
Bit Error Ratio	BER	_	—	10 <sup>-12</sup>		_
Unit Interval	UI	799.92	800	800.08	ps	2
AC Coupling Capacitor	C <sub>TX</sub>	5	—	200	nF	3

Note:

1. Measured at receiver.

2. Each UI is 800 ps ± 100 ppm.

The external AC coupling capacitor is required. It's recommended to be placed near the device transmitter outputs.
Refer to RapidIO<sup>TM</sup> 1x/4x LP Serial Physical Layer Specification for interpretation of jitter specifications.



Figure 19. SGMII Receiver Input Compliance Mask



Parameter	Symbol	Min	Мах	Unit
Input high voltage	V <sub>IH</sub>	2.7	NV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	-0.3	0.4	V

Table 41. USB	_CLK_	IN DC	Electrical	Characteristics
---------------	-------	-------	------------	-----------------

This table provides the USB clock input (USB\_CLK\_IN) AC timing specifications.

Table 42. USB\_CLK\_IN AC Timing Specifications

Parameter/Condition	Conditions	Symbol	Min	Typical	Max	Unit
Frequency range	_	f <sub>USB_CLK_IN</sub>	_	24	_	MHz
Clock frequency tolerance	_	t <sub>CLK_TOL</sub>	-0.005	0	0.005	%
Reference clock duty cycle	Measured at 1.6 V	t <sub>CLK_DUTY</sub>	40	50	60	%
Total input jitter/Time interval error	Peak to peak value measured with a second order high-pass filter of 500 KHz bandwidth	<sup>t</sup> CLK_PJ	_	_	200	ps

# 11 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8314E.

# **11.1 Local Bus DC Electrical Characteristics**

This table provides the DC electrical characteristics for the local bus interface.

Table 43.	<b>DC Electrical</b>	Characteristics	(when	<b>Operating at 3</b>	.3 V)
-----------	----------------------	-----------------	-------	-----------------------	-------

Parameter	Symbol	Min	Мах	Unit
Output high voltage (NVDD = min, I <sub>OH</sub> = -2 mA)	V <sub>OH</sub>	NVDD - 0.2	—	V
Output low voltage (NVDD = min, I <sub>OL</sub> = 2 mA)	V <sub>OL</sub>	—	0.2	V
Input high voltage	V <sub>IH</sub>	2	NVDD + 0.3	V
Input low voltage	V <sub>IL</sub>	-0.3	0.8	V
Input high current ( $V_{IN} = 0 V \text{ or } V_{IN} = NVDD$ )	I <sub>IN</sub>	—	±5	μA

# **11.2 Local Bus AC Electrical Specifications**

This table describes the general timing parameters of the local bus interface of the MPC8314E.

Table 44. Local	Bus	General	Timing	Parameters
-----------------	-----	---------	--------	------------

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Note
Local bus cycle time	t <sub>LBK</sub>	15		ns	2
Input setup to local bus clock	t <sub>LBIVKH</sub>	7	_	ns	3, 4

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Note
Input hold from local bus clock	t <sub>LBIXKH</sub>	1.0	—	ns	3, 4
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT1</sub>	1.5	—	ns	5
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT2</sub>	3	—	ns	6
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT3</sub>	2.5	—	ns	7
Local bus clock to output valid	t <sub>LBKHOV</sub>	—	3	ns	3
Local bus clock to output high impedance for LAD	t <sub>LBKHOZ</sub>	—	4	ns	8
LALE output rise to LCLK negative edge	t <sub>LALEHOV</sub>	_	3.0	ns	

### Table 44. Local Bus General Timing Parameters (continued)

Note:

1. The symbols used for timing specifications herein follow the pattern of t<sub>(First two letters of functional</sub>

block)(signal)(state)(reference)(state) for inputs and t<sub>(First two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one(1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the t<sub>LBK</sub> clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.

- 2. All timings are in reference to falling edge of LCLK0 (for all outputs and for LGTA and LUPWAIT inputs) or rising edge of LCLK0 (for all other inputs).
- 3. All signals are measured from NVDD/2 of the rising/falling edge of LCLK0 to 0.4 × NVDD of the signal in question for 3.3-V signaling levels.
- 4. Input timings are measured at the pin.
- 5. t<sub>LBOTOT1</sub> should be used when RCWH[LALE] is not set and the load on LALE output pin is at least 10pF less than the load on LAD output pins.
- t<sub>LBOTOT2</sub> should be used when RCWH[LALE] is set and the load on LALE output pin is at least 10pF less than the load on LAD output pins.
- 7. t<sub>LBOTOT3</sub> should be used when RCWH[LALE] is set and the load on LALE output pin equals to the load on LAD output pins.
- 8. For active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

This figure provides the AC test load for the local bus.



Figure 23. Local Bus AC Test Load







Figure 25. Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 2





This figure provides the test access port timing diagram.



Figure 31. Test Access Port Timing Diagram

# 13 I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interface of the MPC8314E.

# 13.1 I<sup>2</sup>C DC Electrical Characteristics

This table provides the DC electrical characteristics for the  $I^2C$  interface.

Table 47. I<sup>2</sup>C DC Electrical Characteristics

At recommended operating conditions with NVDD of 3.3 V  $\pm$  300 mv

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage level	V <sub>IH</sub>	$0.7 \times NVDD$	NVDD + 0.3	V	_
Input low voltage level	V <sub>IL</sub>	-0.3	0.3  imes NVDD	V	—
Low level output voltage	V <sub>OL</sub>	0	$0.2 \times \text{NVDD}$	V	1
High level output voltage	V <sub>OH</sub>	0.8  imes NVDD	NVDD + 0.3	V	—
Output fall time from $V_{IH}(min)$ to $V_{IL}(max)$ with a bus capacitance from 10 to 400 pF	t <sub>I2KLKV</sub>	$20 + 0.1 \times C_B$	250	ns	2
Pulse width of spikes which must be suppressed by the input filter	t <sub>I2KHKL</sub>	0	50	ns	3
Capacitance for each I/O pin	CI		10	pF	_
Input current (0 V $\leq$ V <sub>IN</sub> $\leq$ NVDD)	I <sub>IN</sub>	—	± 5	μΑ	4

Note:

- 1. Output voltage (open drain or open collector) condition = 3 mA sink current.
- 2.  $C_B$  = capacitance of one bus line in pF.
- 3. See the MPC8315E PowerQUICC II Pro Integrated Host Processor Family Reference Manual for information on the digital filter used.
- 4. I/O pins obstruct the SDA and SCL lines if NVDD is switched off.

PCI

### Table 50. PCI AC Timing Specifications at 66 MHz (continued)

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Note
Input hold from clock	t <sub>PCIXKH</sub>	0		ns	2, 4

Note:

Note that the symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>PCIVKH</sub> symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI\_SYNC\_IN clock, t<sub>SYS</sub>, reference (K) going to the high (H) state or setup time. Also, t<sub>PCRHFV</sub> symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.

2. See the timing measurement conditions in the PCI 2.3 Local Bus Specifications.

- 3. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 4. Input timings are measured at the pin.

### This table shows the PCI AC Timing Specifications at 33 MHz.

Table 51. PCI AC TIMING Specifications at 33 M	MHz

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Note
Clock to output valid	t <sub>PCKHOV</sub>	_	11	ns	2
Output hold from clock	t <sub>PCKHOX</sub>	2	_	ns	2
Clock to output high impedance	t <sub>PCKHOZ</sub>	_	14	ns	2, 3
Input setup to clock	t <sub>PCIVKH</sub>	4.0	_	ns	2, 4
Input hold from clock	t <sub>PCIXKH</sub>	0	_	ns	2, 4

Note:

 Note that the symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>PCIVKH</sub> symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI\_SYNC\_IN clock, t<sub>SYS</sub>, reference (K) going to the high (H) state or setup time. Also, t<sub>PCRHFV</sub> symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.

2. See the timing measurement conditions in the PCI 2.3 Local Bus Specifications.

- 3. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 4. Input timings are measured at the pin.

This figure provides the AC test load for PCI.



Figure 34. PCI AC Test Load







### **15.2.3** Interfacing With Other Differential Signaling Levels

With on-chip termination to XCOREVSS, the differential reference clocks inputs are HCSL (High-Speed Current Steering Logic) compatible DC-coupled.

Many other low voltage differential type outputs like LVDS (Low Voltage Differential Signaling) can be used but may need to be AC-coupled due to the limited common mode input range allowed (100 to 400 mV) for DC-coupled connection.

LVPECL outputs can produce signal with too large amplitude and may need to be DC-biased at clock driver output first, then followed with series attenuation resistor to reduce the amplitude, in addition to AC-coupling.

### NOTE

Figure 42–Figure 45 are for conceptual reference only. Due to the fact that clock driver chip's internal structure, output impedance and termination requirements are different between various clock driver chip manufacturers, it's very possible that the clock circuit reference designs provided by clock driver chip vendor are different from what is shown below. They might also vary from one vendor to the other. Therefore, Freescale Semiconductor can neither provide the optimal clock driver reference circuits, nor guarantee the correctness of the following clock driver connection reference circuits. The system designer is recommended to contact the selected clock driver chip vendor for the optimal reference circuits with the MPC8315E SerDes reference clock receiver requirement provided in this document.



### High-Speed Serial Interfaces (HSSI)

assumes that the LVPECL clock driver's output impedance is  $50\Omega$ . R1 is used to DC-bias the LVPECL outputs prior to AC-coupling. Its value could be ranged from  $140\Omega$  to  $240\Omega$  depending on clock driver vendor's requirement. R2 is used together with the SerDes reference clock receiver's  $50-\Omega$  termination resistor to attenuate the LVPECL output's differential peak level such that it meets the MPC8315E SerDes reference clock's differential input amplitude requirement (between 200mV and 800mV differential peak). For example, if the LVPECL output's differential peak is 900mV and the desired SerDes reference clock input amplitude is selected as 600mV, the attenuation factor is 0.67, which requires R2 =  $25\Omega$ . Please consult clock driver chip manufacturer to verify whether this connection scheme is compatible with a particular clock driver chip.



Figure 44. AC-Coupled Differential Connection with LVPECL Clock Driver (Reference Only)

This figure shows the SerDes reference clock connection reference circuits for a single-ended clock driver. It assumes the DC levels of the clock driver are compatible with MPC8315E SerDes reference clock input's DC requirement.



Figure 45. Single-Ended Connection (Reference Only)



# 16 PCI Express

This section describes the DC and AC electrical specifications for the PCI Express bus of the MPC8315E.

# 16.1 DC Requirements for PCI Express SD\_REF\_CLK and SD\_REF\_CLK

For more information, see Section 15.2, "SerDes Reference Clocks."

## **16.2 AC Requirements for PCI Express SerDes Clocks**

This table lists the PCI Express SerDes clock AC requirements.

Table 53. SD_F	<b>REF_CLK</b> and	SD_REF_CLK	<b>AC Requirements</b>
----------------	--------------------	------------	------------------------

Symbol	Parameter Description	Min	Тур	Max	Unit	Note
t <sub>REF</sub>	REFCLK cycle time	_	10	—	ns	—
t <sub>REFCJ</sub>	REFCLK cycle-to-cycle jitter. Difference in the period of any two adjacent REFCLK cycles.	—		100	ps	—
t <sub>REFPJ</sub>	Phase jitter. Deviation in edge location with respect to mean edge location.	-50	_	50	ps	—

# **16.3 Clocking Dependencies**

The ports on the two ends of a link must transmit data at a rate that is within 600 parts per million (ppm) of each other at all times. This is specified to allow bit rate clock sources with a  $\pm 300$  ppm tolerance.

# **16.4** Physical Layer Specifications

Following is a summary of the specifications for the physical layer of PCI Express on this device. For further details as well as the specifications of the transport and data link layer please use the *PCI Express Base Specification*, Rev. 1.0a.

### 16.4.1 Differential Transmitter (TX) Output

This table defines the specifications for the differential output at all transmitters (TXs). The parameters are specified at the component pins.

Parameter	Symbol	Comments	Min	Typical	Max	Unit	Note
Unit interval	UI	Each UI is 400 ps $\pm$ 300 ppm. UI does not account for Spread Spectrum Clock dictated variations.	399.88	400	400.12	ps	1
Differential peak-to-peak output voltage	V <sub>TX-DIFFp-p</sub>	$V_{TX-DIFFp-p} = 2^*  V_{TX-D+} - V_{TX-D-} $	0.8	_	1.2	V	2

### Table 54. Differential Transmitter (TX) Output Specifications



Parameter	Symbol	Comments	Min	Typical	Max	Unit	Note
Maximum time to transition to a valid electrical idle after sending an electrical idle ordered set	T <sub>TX-IDLE</sub> -SET-TO-IDLE	After sending an Electrical Idle ordered set, the Transmitter must meet all Electrical Idle Specifications within this time. This is considered a debounce time for the Transmitter to meet Electrical Idle after transitioning from L0.		_	20	UI	_
Maximum time to transition to valid TX specifications after leaving an electrical idle condition T <sub>TX-IDLE-TO-DIFF-DATA</sub> Maximum specificati Electrical This is cor TX to mee leaving El		Maximum time to meet all TX specifications when transitioning from Electrical Idle to sending differential data. This is considered a debounce time for the TX to meet all TX specifications after leaving Electrical Idle		_	20	UI	
Differential return loss	RL <sub>TX-DIFF</sub>	Measured over 50 MHz to 1.25 GHz.	12	—	_	dB	4
Common mode return loss	RL <sub>TX-CM</sub>	Measured over 50 MHz to 1.25 GHz.	6	_		dB	4
DC differential TX impedance	Z <sub>TX-DIFF-DC</sub>	TX DC Differential mode Low Impedance	80	100	120	Ω	—
Transmitter DC impedance	Z <sub>TX-DC</sub>	Required TX D+ as well as D- DC Impedance during all states	40	—	_	Ω	—
Lane-to-Lane output skew L <sub>TX-SKEW</sub> Stat		Static skew between any two Transmitter Lanes within a single Link	—	_	500 + 2 UI	ps	—
AC coupling capacitor C <sub>TX</sub> All AC medical		All Transmitters shall be AC coupled. The AC coupling is required either within the media or within the transmitting component itself.	75	_	200	nF	8
Crosslink random timeout	T <sub>crosslink</sub>	This random timeout helps resolve conflicts in crosslink configuration by eventually resulting in only one Downstream and one Upstream Port.	0	_	1	ms	7

#### Note:

- 2. Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 51 and measured over any 250 consecutive TX UIs. (Also refer to the transmitter compliance eye diagram shown in Figure 49.)
- 3. A T<sub>TX-EYE</sub> = 0.70 UI provides for a total sum of deterministic and random jitter budget of T<sub>TX-JITTER-MAX</sub> = 0.30 UI for the transmitter collected over any 250 consecutive TX UIs. The T<sub>TX-EYE-MEDIAN-to-MAX-JITTER</sub> median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.
- 4. The transmitter input impedance shall result in a differential return loss greater than or equal to 12 dB and a common mode return loss greater than or equal to 6 dB over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference impedance for return loss measurements is 50 Ω to ground for both the D+ and D– line (that is, as measured by a vector network analyzer with 50-Ω probes, see Figure 51). Note that the series capacitors, C<sub>TX</sub>, is optional for the return loss measurement.
- 5. Measured between 20%–80% at transmitter package pins into a test load as shown in Figure 51 for both  $V_{TX-D+}$  and  $V_{TX-D-}$ .
- 6. See Section 4.3.1.8 of the PCI Express Base Specifications, Rev 1.0a.
- 7. See Section 4.2.6.3 of the PCI Express Base Specifications, Rev 1.0a.
- 8. MPC8315E SerDes transmitter does not have C<sub>TX</sub> built-in. An external AC Coupling capacitor is required

<sup>1.</sup> No test load is necessarily associated with this value.



Signal	Package Pin Number	Pin Type	Power Supply	Note
MEMC_MDM3	AF6	0	GVDD	
MEMC_MDQS[0]	AF17	I/O	GVDD	
MEMC_MDQS[1]	AG21	I/O	GVDD	
MEMC_MDQS[2]	AG9	I/O	GVDD	
MEMC_MDQS[3]	AF7	I/O	GVDD	
MEMC_MBA[0]	AH16	0	GVDD	
MEMC_MBA[1]	AH15	0	GVDD	
MEMC_MBA[2]	AG15	0	GVDD	
MEMC_MA0	AD15	0	GVDD	
MEMC_MA1	AE15	0	GVDD	
MEMC_MA2	AH14	0	GVDD	
MEMC_MA3	AG14	0	GVDD	
MEMC_MA4	AF14	0	GVDD	
MEMC_MA5	AE14	0	GVDD	
MEMC_MA6	AH13	0	GVDD	
MEMC_MA7	AH12	0	GVDD	
MEMC_MA8	AF13	0	GVDD	
MEMC_MA9	AD13	0	GVDD	
MEMC_MA10	AG12	0	GVDD	
MEMC_MA11	AH11	0	GVDD	
MEMC_MA12	AH10	0	GVDD	
MEMC_MA13	AE12	0	GVDD	
MEMC_MA14	AF11	0	GVDD	
MEMC_MWE	AE5	0	GVDD	
MEMC_MRAS	AD7	0	GVDD	
MEMC_MCAS	AG4	0	GVDD	
MEMC_MCS[0]	AH3	0	GVDD	
MEMC_MCS[1]	AD5	0	GVDD	-
MEMC_MCKE	AE4	0	GVDD	3
MEMC_MCK[0]	AF4	0	GVDD	-
MEMC_MCK[0]	AF3	0	GVDD	
MEMC_MCK[1]	AF1	0	GVDD	_
MEMC_MCK[1]	AE1	0	GVDD	
MEMC_MODT[0]	AE3	0	GVDD	
MEMC_MODT[1]	AD4	0	GVDD	
MEMC_MVREF	AD12	I	GVDD	—

### Table 66. MPC8314E TEPBGA II Pinout Listing (continued)



Package and Pin Listings

Signal	Package Pin Number	Pin Type	Power Supply	Note
GPIO_1/DMA_DACK1/GTM1_TIN2/GTM2_ TIN1	A4	I/O	NVDD1_ON	-
GPIO_2/DMA_DONE1/GTM1_TGATE2/GT M2_TGATE1	КЗ	I/O	NVDD4_OFF	_
GPIO_3/GTM1_TIN3/GTM2_TIN4	K1	I/O	NVDD4_OFF	_
GPIO_4/GTM1_TGATE3/GTM2_TGATE4	K2	I/O	NVDD4_OFF	
GPIO_5/GTM1_TOUT3/GTM2_TOUT1	L5	I/O	NVDD4_OFF	
GPIO_6/GTM1_TIN4/GTM2_TIN3	L3	I/O	NVDD4_OFF	_
GPIO_7/GTM1_TGATE4/GTM2_TGATE3	L1	I/O	NVDD4_OFF	
GPIO_8/USBDR_DRIVE_VBUS/GTM1_TI N1/GTM2_TIN2	M1	I/O	NVDD4_OFF	-
GPIO_9/USBDR_PWRFAULT/GTM1_TGAT E1/GTM2_TGATE2	M2	I/O	NVDD4_OFF	_
GPIO_10/USBDR_PCTL0/GTM1_TOUT2/ GTM2_TOUT1	M5	I/O	NVDD4_OFF	-
GPIO_11/USBDR_PCTL1/GTM1_TOUT4/ GTM2_TOUT3	M4	I/O	NVDD4_OFF	-
	SPI	11		-
SPIMOSI/GPIO_15	W3	I/O	NVDD1_OFF	—
SPIMISO/GPIO_16	W4	I/O	NVDD1_OFF	—
SPICLK	Y1	I/O	NVDD1_OFF	_
SPISEL/GPIO_17	W2	I/O	NVDD1_OFF	—
	Power and Ground Supplies			
GVDD	Y11, Y12, Y14, Y15, Y17, AC8, AC11, AC14, AC17, AD6, AD9, AD17, AE8, AE13, AE19, AF10, AF15, AF21, AG2, AG3, AG8, AG13, AG19, AH2	I	_	_
LVDD1_OFF	H6, J3, L6, L9, M9	I		—
LVDD2_ON	C11, D9, E10, F11, J12	I		—
NVDD1_OFF	U9, V9, W10, Y4, Y6, AA3, AB4	I	_	-
NVDD1_ON	B1, B2, C1, D5, E7, F5, F9, J11, K10	I	—	—
NVDD2_OFF	B22, B27, C19, E16, F15, F18, F21, F25, H25, J17, J18, J23, L20, M20	I	_	-
NVDD2_ON	L26, N19	I	—	-
NVDD3_OFF	U20, V20, V23, V26, W19, Y18, Y26, AA23, AA25, AC20, AC25, AD23, AE25, AG25, AG27, T27, U27	Ι	_	—
NVDD4_OFF	K4, L2, M6, N10	I		—

### Table 66. MPC8314E TEPBGA II Pinout Listing (continued)



Clocking

# 23.2 Core PLL Configuration

RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (*csb\_clk*) and the e300 core clock (*core\_clk*). Table 72 shows the encodings for RCWL[COREPLL]. COREPLL values that are not listed in Table 72 should be considered as reserved.

### NOTE

Core VCO frequency = core frequency  $\times$  VCO divider VCO divider has to be set properly so that the core VCO frequency is in the range of 400–800 MHz.

RCWL[COREPLL]		PLL]	coro alk: ash alk Patio	VCO Divider <sup>1</sup>		
0–1	2–5	6				
nn	0000	0	PLL bypassed (PLL off, <i>csb_clk</i> clocks core directly)	PLL bypassed (PLL off, <i>csb_clk</i> clocks core directly)		
11	nnnn	n	N/A	N/A		
00	0001	0	1:1	2		
01	0001	0	1:1	4		
00	0001	1	1.5:1	2		
01	0001	1	1.5:1	4		
00	0010	0	2:1	2		
01	0010	0	2:1	4		
00	0010	1	2.5:1	2		
01	0010	1	2.5:1	4		
00	0011	0	3:1	2		
01	0011	0	3:1	4		

### Table 72. e300 Core PLL Configuration

<sup>1</sup> Core VCO frequency = core frequency  $\times$  VCO divider.

# 23.3 Suggested PLL Configurations

To simplify the PLL configurations, the MPC8314E might be separated into two clock domains. The first domain contain the CSB PLL and the core PLL. The core PLL is connected serially to the CSB PLL, and has the csb\_clk as its input clock. The clock domains are independent, and each of their PLLs are configured separately. Both of the domains has one common input clock. Table 73 shows suggested PLL configurations for 33, 25, and 66 MHz input clocks.

Conf. No.	SPMF	Core\PLL	Input Clock Frequency (MHz)	CSB Frequency (MHz)	Core Frequency (MHz)
1	0100	0000100	33.33	133.33	266.66
3	0010	0000100	66.67	133.33	266.66
4	0100	0000101	33.33	133.33	333.33
5	0101	0000101	25	125	312.5

Table 73. Suggested PLL Configurations