

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	nX-U8/100
Core Size	8-Bit
Speed	4.2MHz
Connectivity	I ² C, SSP, UART/USART
Peripherals	LCD, Melody Driver, POR, PWM, WDT
Number of I/O	20
Program Memory Size	48KB (24K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.1V ~ 3.6V
Data Converters	A/D 2x12b, 2x24b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	128-TQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/rohm-semi/ml610q429-nnntbz0al

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

• PWM


- Resolution 16 bits \times 3 channel

• Synchronous serial port

- Master/slave selectable
- LSB first/MSB first selectable
- 8-bit length/16-bit length selectable
- Timer interrupt is used as a serial clock and selection is possible
- UART
 - TXD/RXD \times 1 channel
 - Bit length, parity/no parity, odd parity/even parity, 1 stop bit/2 stop bits
 - Positive logic/negative logic selectable
 - Built-in baud rate generator
- I²C bus interface
 - Master function only
 - Fast mode (400 kbps@4MHz), standard mode (100 kbps@4MHz, 50kbps@500kHz)
- Melody driver
 - Scale: 29 types (Melody sound frequency: 508 Hz to 32.768 kHz)
 - Tone length: 63 types
 - Tempo: 15 types
 - Buzzer output mode (4 output modes, 8 frequencies, 16 duty levels)
- RC oscillation type A/D converter
 - 24-bit counter
 - Time division \times 2 channels
- Successive approximation type A/D converter
 - 12-bit A/D converter
 - Input \times 2 channels
- General-purpose ports
 - Non-maskable interrupt input port × 1 channel
 - Input-only port × 10 channels (including secondary functions)
 - Output-only port × 3 channels (including secondary functions)
 - Input/output port ML610Q428: 14 channels (including secondary functions) ML610Q429: 20 channels (including secondary functions)
- LCD driver
 - Dot matrix can be supported.
 ML610Q428: 1392 dots max. (58 seg × 24 com), 1/1 to 1/24 duty
 ML610Q429: 512 dots max. (64 seg × 8 com), 1/1 to 1/8 duty
 - 1/3 or 1/4 bias (built-in bias generation circuit)
 - Frame frequency selecable (approx. 32Hz, 64 Hz, 73 Hz, 85 Hz, and 102 Hz)
 - Bias voltage multiplying clock selectable (8 types)
 - Contrast adjustment (1/3 bias: 32 steps, 1/4 bias: 20 steps)
 - LCD drive stop mode, LCD display mode, all LCDs on mode, and all LCDs off mode selectable
 - Programmable display allocation function (available only when 1/1~1/8 duty is selected)

- Reset
 - Reset through the RESET_N pin
 - Power-on reset generation when powered on
 - Reset when oscillation stop of the low-speed clock is detected
 - Reset by the watchdog timer (WDT) overflow
- Power supply voltage detect function
 - Judgment voltages: One of 16 levels
 - Judgment accuracy: ±2% (Typ.)
- Clock
 - Low-speed clock: (This LSI can not guarantee the operation withoug low-speed clock) Crystal oscillation (32.768 kHz)
 - High-speed clock: Built-in RC oscillation (2M/500kHz) Built-in PLL oscillation (8.192 MHz ±2.5%), crystal/ceramic oscillation (4.096 MHz), external clock
 - Selection of high-speed clock mode by software:
 Built-in RC oscillation, built-in PLL oscillation, crystal/ceramic oscillation, external clock
- Power management
 - HALT mode: Instruction execution by CPU is suspended (peripheral circuits are in operating states).
 - STOP mode: Stop of low-speed oscillation and high-speed oscillation (Operations of CPU and peripheral circuits are stopped.)
 - Clock gear: The frequency of high-speed system clock can be changed by software (1/1, 1/2, 1/4, or 1/8 of the oscillation clock)
 - Block Control Function: Power down (reset registers and stop clock supply) the circuits of unused peripherals.
- Guaranteed operating range
 - Operating temperature: -20°C to 70°C
 - Operating voltage: $V_{DD} = 1.1V$ to 3.6V

PIN CONFIGURATION ML610Q428 TQFP128 Pin Layout



(NC): No Connection

Figure 3 ML610Q428 TQFP128 Pin Configuration

ML610Q429 Chip Dimension




Figure 6 ML610Q429 Chip Dimension

Note:

Figure 6 is an image figure of the order of PAD, and it differs from an actual image. Refer to the PAD coordinate for detailed arrangement.

A chip angle can be checked by the distinguishing mark of three figures.

PAD No. Primary function			S	ndary function	Tertiary function					
Q429	Q428	Pin name	I/O	Function	Pin name	1/0	Function	Pin name		Function
3(723	Q720			interrupt 7	. III Hallie	.,0			.,0	
9	9	P10	1	Input port	OSC0	Ι	High-speed oscillation			
10	10	P11	1	Input port	OSC1	0	High-speed oscillation			
94	94	P20/LED0	0	Output port	LSCLK	0	Low-speed clock output	PWM2	0	PWM2 output
05	95	P21/LED1	0	Output port	OUTCLK	0	High-speed clock			
95			0				output		_	
96	96	P22/LED2	0	Output port	MD0	0	Melody output			—
105	105	P30	I/O	Input/output port	IN0	Ι	RC type ADC0 oscillation input pin	PWM2	0	PWM2 output
106	106	P31	I/O	Input/output port	CS0	0	RC type ADC0 reference capacitor connection pin	_	_	_
108	108	P32	I/O	Input/output port	RS0	0	RC type ADC0 reference resistor connection pin	—	_	_
109	109	P33	I/O	Input/output port	RT0	0	RC type ADC0 resistor sensor connection pin	—	_	
107	107	P34	I/O	Input/output port	RCT0	0	RC type ADC0 resistor/capacitor sensor connection pin	PWM0	0	PWM0 output
110	110	P35	I/O	Input/output port	RCM	0	RC type ADC oscillation monitor	PWM1	0	PWM1 output
97	97	P40	I/O	Input/output port	SDA	I/O	I ² C data input/output	SIN0	Ι	SSIO data input
98	98	P41	I/O	Input/output port	SCL	I/O	I ² C clock input/output	SCK0	I/O	SSIO synchronous clock
118	118	P42	I/O	Input/output port	RXD0	Ι	UART data input	SOUT0	0	SSIO data output
119	119	P43	I/O	Input/output port	TXD0	0	UART data output	PWM0	0	PWM0 output
101	101	P44/T02P 0CK	I/O	Input/output port, Timer 0/Timer 2/PWM0 external clock input	IN1	Ι	RC type ADC1 oscillation input pin	SIN0	Ι	SSIO0 data input
102	102	P45/T13P 1CK	I/O	Input/output port, Timer 1/Timer 3/PWM1 external clock input	CS1	0	RC type ADC1 reference capacitor connection pin	SCK0	I/O	SSIO0 synchronous clock
103	103	P46/T46P 2CK	I/O	Input/output port, PWM2 external clock input	RS1	0	RC type ADC1 reference resistor connection pin	SOUT0	0	SSIO0 data output
104	1004	P47	I/O	Input/output port	RT1	0	RC type ADC1 resistor sensor connection pin	PWM1	0	PWM1 output
84	—	PA0	I/O	Input/output port	_	—	—		—	—
85	—	PA1	I/O	Input/output port		_	—	—		—
86	—	PA2	I/O	Input/output port	—	—		_	—	—
87	—	PA3	I/O	Input/output port	—			—	—	—
88	_	PA4	I/O	Input/output port		—		—	—	—
89		PA5	I/O	Input/output port		—	—		—	—
12	12	COM0	0	LCD common pin		_			—	—
13	13	COM1	0	LCD common pin		—			_	—
14	14	COM2	0	LCD common pin		—				
15	15	COM3	0	LCD common pin		—			—	
16	16	COM4	0	LCD common pin		—				—
17	17	COM5	0	LCD common pin LCD common pin		—			_	—
18	18	COM6	0			—				—
19	19 79	COM7 COM8	0	LCD common pin LCD common pin						—
	78 79	COM8 COM9	0	LCD common pin						—
	79 80	COM9 COM10	0	LCD common pin					_	—
	81	COM10 COM11	0	LCD common pin		_			_	
	82	COM11 COM12	0	LCD common pin		_			_	
	83	COM12 COM13	0	LCD common pin		_			_	
	84	COM13 COM14	0	LCD common pin		_			_	
	85	COM14 COM15	0	LCD common pin		_			_	
	00	CONTO	0		—		—			

PAD	No.		Prima	ary function	S	Secor	ndary function		Tert	iary function
Q429	Q428	Pin name	I/O	Function	Pin name	I/O	Function	Pin name	I/O	Function
	86	COM16	0	LCD common pin	_					
_	87	COM17	0	LCD common pin						
	88	COM18	0	LCD common pin				_		_
	89	COM19	0	LCD common pin				_		_
	90	COM20	0	LCD common pin						
	91	COM20	0	LCD common pin						
	92	COM21 COM22	0	LCD common pin					_	
	93	COM22 COM23	0	LCD common pin						
 20	20	SEG0	0	LCD segment pin		_			_	
			0	LCD segment pin						
21 22	21 22	SEG1 SEG2	0	LCD segment pin						
23	23	SEG3	0	LCD segment pin						
24	24	SEG4	0	LCD segment pin			—			
25	25	SEG5	0	LCD segment pin	—	—	—		—	—
26	26	SEG6	0	LCD segment pin		—	—		—	—
27	27	SEG7	0	LCD segment pin		—	—	—	—	—
28	28	SEG8	0	LCD segment pin		—	—	—	—	—
29	29	SEG9	0	LCD segment pin		—	—	—	—	—
30	30	SEG10	0	LCD segment pin	—	—	—	—	—	—
31	31	SEG11	0	LCD segment pin	—	—	—	—	—	—
32	32	SEG12	0	LCD segment pin		—		—	—	—
33	33	SEG13	0	LCD segment pin			_			_
34	34	SEG14	0	LCD segment pin		—	—	—		_
35	35	SEG15	0	LCD segment pin	_	_	—	_	—	_
36	36	SEG16	0	LCD segment pin	_		_		_	_
37	37	SEG17	0	LCD segment pin			_			_
38	38	SEG18	0	LCD segment pin			_			_
39	39	SEG19	0	LCD segment pin						_
40	40	SEG20	0	LCD segment pin			_			_
41	41	SEG21	0	LCD segment pin			_			_
42	42	SEG22	0	LCD segment pin			_			
43	43	SEG23	0	LCD segment pin						
44	44	SEG24	0	LCD segment pin						
45	45	SEG25	0	LCD segment pin						
46	46	SEG26	0	LCD segment pin						
47	47	SEG27	0	LCD segment pin						
47	47	SEG28	0	LCD segment pin						
40	40	SEG28	0	LCD segment pin						
49 50	49 50	SEG29 SEG30	0	LCD segment pin						—
			0	LCD segment pin		_			_	—
51	51	SEG31		LCD segment pin		—	—			
52	52	SEG32	0			—				—
53	53	SEG33	0	LCD segment pin		-	—			—
54	54	SEG34	0	LCD segment pin		—	—		—	
55	55	SEG35	0	LCD segment pin		—	—		—	—
56	56	SEG36	0	LCD segment pin		—	—		—	—
57	57	SEG37	0	LCD segment pin		—	—		—	—
58	58	SEG38	0	LCD segment pin		—	—	—	—	—
59	59	SEG39	0	LCD segment pin		_	—	—	—	—
60	60	SEG40	0	LCD segment pin		—	—	—	—	—
61	61	SEG41	0	LCD segment pin		_			—	—
62	62	SEG42	0	LCD segment pin		_	—	—	—	—
63	63	SEG43	0	LCD segment pin		—	—	—	—	—
64	64	SEG44	0	LCD segment pin	—	—	—	—	—	—

PIN DESCRIPTION

Pin name	I/O	Description	Primary/ Secondary/ Tertiary	Logic
System				
RESET_N	Ι	Reset input pin. When this pin is set to a "L" level, system reset mode is set and the internal section is initialized. When this pin is set to a "H" level subsequently, program execution starts. A pull-up resistor is internally connected.	_	Negative
XT0	1	Crystal connection pin for low-speed clock.	_	_
XT1	0	A 32.768 kHz crystal oscillator (see measuring circuit 1) is connected to this pin. Capacitors CDL and CGL are connected across this pin and V_{SS} as required.	_	_
OSC0	Ι	Crystal/ceramic connection pin for high-speed clock.	Secondary	_
OSC1	0	A crystal or ceramic is connected to this pin (4.1 MHz max.). Capacitors CDH and CGH (see measuring circuit 1) are connected across this pin and V_{SS} . This pin is used as the secondary function of the P10 pin(OSC0) and P11 pin(OSC1).	Secondary	—
LSCLK	0	Low-speed clock output pin. This pin is used as the secondary function of the P20 pin.	Secondary	_
OUTCLK	0	High-speed clock output pin. This pin is used as the secondary function of the P21 pin.	Secondary	
General-purp	ose in	put port		
P00-P03	I	General-purpose input port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.	Primary	Positive
P04-P07	I	General-purpose input port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used. These pins are for the ML610Q429, but are not provided in the ML610Q428.	Primary	Positive
P10-P11	I	General-purpose input port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.	Primary	Positive
General-purp	ose ou	utput port		
P20-P22	0	General-purpose output port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.	Primary	Positive
General-purp	ose in	put/output port		
P30-P35	I/O	General-purpose input/output port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.	Primary	Positive
P40-P47	I/O	General-purpose input/output port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.	Primary	Positive
PA0-PA5	I/O	General-purpose input/output port. These pins are for the ML610Q429, but are not provided in the ML610Q428.	Primary	Positive

Pin name	I/O	Description	Primary/ Secondary/ Tertiary	Logic
UART			, <u>,</u>	
TXD0	0	UART data output pin. This pin is used as the secondary function of the P43 pin.	Secondary	Positive
RXD0	I	UART data input pin. This pin is used as the secondary function of the P42 or the primary function of the P02 pin.	Primary/Se condary	Positive
I ² C bus interf	ace		, , , , , , , , , , , , , , , , , , ,	
SDA	I/O	I^2C data input/output pin. This pin is used as the secondary function of the P40 pin. This pin has an NMOS open drain output. When using this pin as a function of the I^2C , externally connect a pull-up resistor.	Secondary	Positive
SCL	0	I^2C clock output pin. This pin is used as the secondary function of the P41 pin. This pin has an NMOS open drain output. When using this pin as a function of the I^2C , externally connect a pull-up resistor.	Secondary	Positive
Synchronous	serial	(SSIO)		
SCK0	I/O	Synchronous serial clock input/output pin. This pin is used as the tertiary function of the P41 or P45 pin.	Tertiary	_
SIN0	I	Synchronous serial data input pin. This pin is used as the tertiary function of the P40 or P44 pin.	Tertiary	Positive
SOUT0	0	Synchronous serial data output pin. This pin is used as the tertiary function of the P42 or P46 pin.	Tertiary	Positive
PWM				
PWM0	0	PWM0 output pin. This pin is used as the tertiary function of the P43 or P34 pin.	Tertiary	Positive
TOPOCK	Ι	PWM0 external clock input pin. This pin is used as the primary function of the P44 pin.	Primary	—
PWM1	0	PWM1 output pin. This pin is used as the tertiary function of the P47 or P35 pin.	Tertiary	Positive
T1P1CK	I	PWM1 external clock input pin. This pin is used as the primary function of the P45 pin.	Primary	—
PWM2	0	PWM2 output pin. This pin is used as the tertiary function of the P20 or P30 pin.	Tertiary	Positive
P2CK	I	PWM2 external clock input pin. This pin is used as the primary function of the P02 pin.	Primary	—
External inter	rupt			
NMI	Ι	External non-maskable interrupt input pin. An interrupt is generated on both edges.	Primary	Positive/ negative
EXI0-7	Ι	External maskable interrupt input pins. Interrupt enable and edge selection can be performed for each bit by software. These pins are used as the primary functions of the P00-P07 pins.	Primary	Positive/ negative
Timer				
T0P0CK	I	External clock input pin used for Timer 0. This pin is used as the primary function of the P44 pin.	Primary	_
T1P1CK	Ι	External clock input pin used for Timer 1. This pin is used as the primary function of the P45 pin.	Primary	
Melody				
MD0	0	Melody/buzzer signal output pin. This pin is used as the secondary function of the P22 pin.	Secondary	Positive/ negative
LED drive				
LED0-2	0	Nch open drain output pins to drive LED.	Primary	Positive/ negative

Pin name	I/O	Description	Primary/ Secondary/ Tertiary	Logic
RC oscillation	i type	A/D converter		
IN0	I	Channel 0 oscillation input pin. This pin is used as the secondary function of the P30 pin.	Secondary	_
CS0	0	Channel 0 reference capacitor connection pin. This pin is used as the secondary function of the P31 pin.	Secondary	
RS0	0	This pin is used as the secondary function of the P32 pin which is the reference resistor connection pin of Channel 0.	Secondary	
RT0	0	Resistor sensor connection pin of Channel 0 for measurement. This pin is used as the secondary function of the P34 pin.	Secondary	—
CRT0	0	Resistor/capacitor sensor connection pin of Channel 0 for measurement. This pin is used as the secondary function of the P33 pin.	Secondary	_
RCM	0	RC oscillation monitor pin. This pin is used as the secondary function of the P35 pin.	Secondary	_
IN1	I	Oscillation input pin of Channel 1. This pin is used as the secondary function of the P44 pin.	Secondary	_
CS1	0	Reference capacitor connection pin of Channel 1. This pin is used as the secondary function of the P45 pin.	Secondary	_
RS1	0	Reference resistor connection pin of Channel 1. This pin is used as the secondary function of the P46 pin.	Secondary	—
RT1	0	Resistor sensor connection pin for measurement of Channel 1. This pin is used as the secondary function of the P47 pin.	Secondary	_
LCD drive sig	nal			
COM0-7	0	Common output pins.	_	_
COM8-23	0	Common output pins. These pins are for the ML610Q428, but are not provided in the ML610Q429.	—	_
SEG0-57	0	Segment output pin.	_	_
SEG58-63	0	Segment output pins. These pins are for the ML610Q429, but are not provided in the ML610Q428.	—	—
LCD driver po	ower s	upply		
V _{L1}	_	Power supply pins for LCD bias (internally generated). Capacitors Ca, Cb,	_	
V _{L2}	_	Cc, and Cd (see measuring circuit 1) are connected between V_{SS} and V_{L1} ,	_	_
V _{L3}	_	V_{L2} , V_{L3} , and V_{L4} , respectively.	_	_
VL4	—		_	_
C1	1_	Power supply pins for LCD bias (internally generated). Capacitors C12		_
C2	—	and C34 (see measuring circuit 1) are connected between C1 and C2 and		_
C3	-	between C3 and C4, respectively.		
C4	_			_
For testing	_			
-	1/0	Input/output pin for testing. A pull-down resistor is internally connected.		
TEST	I/O	mpuvouput pintion testing. A puil-down resistor is internally connected.	_	
Power supply	1	Nagative newer supply nin	, , , , , , , , , , , , , , , , , , , ,	
Vss		Negative power supply pin.		
		Positive power supply pin.	-	_
V _{DDL}	_	Positive power supply pin (internally generated) for internal logic. Capacitors CL0 and CL1 (see measuring circuit 1) are connected between this pin and V_{SS} .	_	_
V _{DDX}	_	Plus-side power supply pin (internally generated) for low-speed oscillation. Capacitor Cx (see measuring circuit 1) is connected between this pin and V_{SS} .		_
V _{PP}	—	Power supply pin for programming Flash ROM. A pull-up resistor is internally connected.	—	—

TERMINATION OF UNUSED PINS

Table 3 shows methods of terminating the unused pins.

Pin	Recommended pin termination
VPP	Open
$V_{L1}, V_{L2}, V_{L3}, V_{L4}$	Open
C1, C2, C3, C4	Open
RESET_N	Open
TEST	Open
NMI	Open
P00 to P07	V _{DD} or V _{SS}
P10 to P11	V _{DD}
P20 to P22	Open
P30 to P35	Open
P40 to P47	Open
PA0 to PA5	Open
COM0 to 23	Open
SEG0 to 63	Open

Table 3 Termination of Unused Pins

Note:

It is recommended to set the unused input ports and input/output ports to the inputs with pull-down resistors/pull-up resistors or the output mode since the supply current may become excessively large if the pins are left open in the high impedance input setting.

The main difference points of ML610Q428 and ML610Q429

Function	ML610Q428	ML610Q429
PORT0	P03 to P00	P07 to P00
PORTA	Nothing	PA5 to PA0
LCD COM	COM23 to COM0	COM7 to COM0
LCD SEG	SEG57 to SEG0	SEG63 to SEG0

Table 4 The main difference points of ML610Q428 and ML610Q429.

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

				$(V_{SS} = 0V)$
Parameter	Symbol	Condition	Rating	Unit
Power supply voltage 1	V _{DD}	Ta = 25°C	-0.3 to +4.6	V
Power supply voltage 2	V _{PP}	Ta = 25°C	-0.3 to +9.5	V
Power supply voltage 3	V _{DDL}	Ta = 25°C	-0.3 to +3.6	V
Power supply voltage 4	V _{DDX}	Ta = 25°C	-0.3 to +3.6	V
Power supply voltage 5	V _{L1}	Ta = 25°C	-0.3 to +1.75	V
Power supply voltage 6	V _{L2}	Ta = 25°C	-0.3 to +3.5	V
Power supply voltage 7	V _{L3}	Ta = 25°C	-0.3 to +5.25	V
Power supply voltage 8	V _{L4}	Ta = 25°C	-0.3 to +7.0	V
Input voltage	V _{IN}	Ta = 25°C	-0.3 to V _{DD} +0.3	V
Output voltage	V _{OUT}	Ta = 25°C	-0.3 to V _{DD} +0.3	V
Output current 1	I _{OUT1}	Port3–A, Ta = 25°C	-12 to +11	mA
Output current 2	I _{OUT2}	Port2, Ta = 25°C	-12 to +20	mA
Power dissipation	PD	Ta = 25°C	122	mW
Storage temperature	T _{STG}	_	-55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

				$(V_{SS} = 0V)$
Parameter	Symbol	Condition	Range	Unit
Operating temperature	T _{OP}		-20 to +70	°C
Operating voltage	V _{DD}		1.1 to 3.6	V
		V _{DD} = 1.1 to 3.6V	30k to 36k	
Operating frequency (CPU)	f _{OP}	V _{DD} = 1.3 to 3.6V 30k to 650		Hz
		V _{DD} = 1.8 to 3.6V	30k to 4.2M	
Capacitor externally connected to	CL0		1.0±30%	-
V _{DDL} pin	C _{L1}		0.1±30%	μF
Capacitor externally connected to V _{DDX} pin	C _X	—	0.1±30%	μF
Capacitors externally connected to $V_{L1, 2, 3, 4}$ pins	C _{a, b, c, d}		1.0±30%	μF
Capacitors externally connected across C1 and C2 pins and across C3 and C4 pins	C ₁₂ , C ₃₄	_	1.0±30%	μF

OPERATING CONDITIONS OF FLASH ROM

				$(V_{SS} = 0V)$
Parameter	Symbol	Condition	Range	Unit
Operating temperature	T _{OP}	At write/erase	0 to +40	°C
	V _{DD}	At write/erase ^{*1}	2.75 to 3.6	
Operating voltage	V _{DDL}	At write/erase ^{*1}	2.5 to 2.75	V
	V _{PP}	At write/erase ^{*1}	7.7 to 8.3	
Write cycles	C _{EP}		80	cycles
Data retention	Y _{DR}		10	years

¹: In addition the power supply to VDD pin and VPP pin, within the range 2.5V to 2.75V has to be supplied to VDDL pin when programming and eraseing Flash ROM.

DC CHARACTERISTICS (1/5)


DC CHARACTERISTICS (1/5)	(V _{DD} = 1.1	to 3.6V, $V_{SS} = 0V$,	Ta = -20	to +70°C	, unless c	otherwise	specified) (1/5)
Parameter	Symbol	Condition			Rating		Unit	Measuring
T alameter	Symbol			Min.	Тур.	Max.		circuit
500kHz RC oscillation frequency	f	V _{DD} = 1.3 to	Ta = 25°C	Тур. –10%	500	Typ. +10%	kHz	
	f _{RC}	3.6V	Ta = −20 to +70°C	Тур. –25%	500	Typ. +25%	kHz	
PLL oscillation frequency*4	f _{PLL}	LSCLK = 32.768kHz V _{DD} = 1.8 to 3.6V		-2.5%	8.192	+2.5%	MHz	
Low-speed crystal oscillation start time* ²	T _{XTL}	—		_	0.3	2	S	
500kHz RC oscillation start time	T _{RC}				50	500	μS	
High-speed crystal oscillation start time* ³	T _{XTH}	V _{DD} = 1.8 to 3.6V		_	2	20		1
PLL oscillation start time	T _{PLL}	V _{DD} :	= 1.8 to 3.6V	—	1	10	ms	
Low-speed oscillation stop detect time ^{*1}	T _{STOP}			0.2	3	20		
Reset pulse width	P _{RST}			200				
Reset noise elimination pulse width	P _{NRST}	_		_		0.3	μs	
Power-on reset activation power rise time	T _{POR}		_			10	ms	

*1: When low-speed crystal oscillation stops for a duration more than the low-speed oscillation stop detect time, the system is reset to shift to system reset mode. *² : Use 32.768kHz crystal resonator DT-26 (Load capacitance 6pF) (made by KDS:DAISHINKU CORP.) is used ($C_{GL}=C_{DL}=12pF$).

*³: Use 4.096MHz Crystal Oscillator CHC49SFWB (Kyocera).

*4: 1024 clock average.

[Reset pulse width]



Power-on reset activation power rise time (TPOR)

DC CHARACTERISTICS (2/5)

Parameter	Symbol Condition				Rating	Unit	Measuring	
Falameter	Symbol	Conc		Min.	Тур.	Max.	Unit	circuit
			CN4-0 = 00H	0.89	0.94	0.99		
			CN4–0 = 01H	0.91	0.96	1.01		
			CN4–0 = 02H	0.93	0.98	1.03		
			CN4–0 = 03H	0.95	1.00	1.05		
			CN4–0 = 04H	0.97	1.02	1.07		
			CN4–0 = 05H	0.99	1.04	1.09		
			CN4–0 = 06H	1.01	1.06	1.11		
		_	CN4–0 = 07H	1.03	1.08	1.13		
		_	CN4–0 = 08H	1.05	1.10	1.15		
		_	CN4–0 = 09H	1.07	1.12	1.17		
		_	CN4-0 = 0AH	1.09	1.14	1.19		
		_	CN4–0 = 0BH	1.11	1.16	1.21	_	
		_	CN4-0 = 0CH	1.13	1.18	1.23	_	
		_	CN4-0 = 0DH	1.15	1.20	1.25		
	V _{L1}	_	CN4-0 = 0EH	1.17	1.22	1.27		
V _{L1} voltage		V _{DD} = 3.0V, Tj = 25°C	CN4-0 = 0FH	1.19	1.24	1.29	V	
21 1010.90			CN4–0 = 10H	1.21	1.26	1.31		
			CN4–0 = 11H	1.23	1.28	1.33	_	
			CN4–0 = 12H	1.25	1.30	1.35	_	
			CN4–0 = 13H	1.27	1.32	1.37	_	
			$CN4-0 = 14H^{*1}$	1.29	1.34	1.39	-	
			$CN4-0 = 15H^{*1}$	1.31	1.36	1.41		1
		_	$CN4-0 = 16H^{*1}$	1.33	1.38	1.43	_	
		_	$CN4-0 = 17H^{*1}$	1.35	1.40	1.45	_	
		-	$CN4-0 = 18H^{*1}$	1.37	1.42	1.47	-	
		-	$CN4-0 = 19H^{*1}$	1.39	1.44	1.49	-	
		-	$CN4-0 = 1AH^{*1}$ $CN4-0 = 1BH^{*1}$	1.41	1.46	1.51	-	
		_	CN4-0 = 1BH CN4-0 = 1CH ^{*1}	1.43	1.48	1.53	-	
		-	CN4-0 = 1CH CN4-0 = 1DH ^{*1}	1.45	1.50	1.55	_	
		-	CN4-0 = 1DH CN4-0 = 1EH ^{*1}	1.47	1.52	1.57	_	
		-	CN4-0 = 1EH	1.49 1.51	1.54 1.56	1.59 1.61	-	
V _{L1} temperature deviation	ΔV_{L1}	V _{DD} = 3.0V			-1.5		mV/°C	
V _{L1} voltage dependency	ΔV_{L1}	V _{DD} = 1.	3 to 3.6V		5	20	mV/V	
V _{L2} voltage	V _{L2}		/, Tj = 25°C d (V _{L4} –V _{SS})	Typ. -10%	V _{L1} ×2	Тур. +4%		
V_{L3} voltage	V _{L3}	V _{DD} = 3.0V, Tj = 25°C	1/3 bias 1/4 bias	Тур. –10%	V _{L1} ×2 V _{L1} ×3	Тур. +4%	V	
V _{L4} voltage	V _{L4}	300kΩ load (V _{L4} –V _{SS})	1/3 bias 1/4 bias	Тур. –10%	V _{L1} ×3 V _{L1} ×4	Тур. +5%		
LCD bias voltage generation time	T _{BIAS}	-	_			600	ms	

*1: When using 1/4 bias, the V_{L1} voltage is set to typ. 1.32 V (same voltage as in CN4–0 = 13H).

(P30–P35)			V _{DD} = 1.1 to 3.6V	-200	-30	-0.01	
(P40–P47) (PA0–PA5) ^{*1}	IIH2Z	$VIH2 = V_{DD}$ (in hig	h-impedance state)			1	
	IIL2Z	$VIL2 = V_{SS}$ (in high	h-impedance state)	-1	_	_	

*1: ML610Q429 only

DC CHARACTERISTICS (5/5)


Deremeter	Ourseland	Condition		Rating			Measuring	
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	circuit	
Input voltage 1 (RESET_N) (TEST) (NMI) (P00-P03) (P04-P07) ^{*1} (P10-P11) (P31-P35) (P40-P43) (P45-P47) (PA0-PA5) ^{*1}		V _{DD} = 1.3 to 3.6V	0.7 ×V _{DD}	_	V _{DD}			
	VIH1	V _{DD} = 1.1 to 3.6V		_	V_{DD}			
	VIL1	V _{DD} = 1.3 to 3.6V	0	_	0.3 ×V _{DD}	V	5	
		V_{DD} = 1.1 to 3.6V	0		0.2 ×V _{DD}			
	VIH2	_	0.7 ×V _{DD}	_	V_{DD}			
(P30, P44)	VIL2	VIL2 —			0.3 ×V _{DD}			
Input pin capacitance (NMI) (P00–P03) (P04–P07) ^{*1} (P10–P11) (P30–P35) (P40–P47) (PA0–PA5) ^{*1}	CIN	f = 10kHz V _{rms} = 50mV Ta = 25°C			5	pF	_	


$(V_{DD} = 1.1 \text{ to } 3.6 \text{V}, V_{SS} = 0 \text{V}, \text{ Ta} = -20 \text{ to } +70^{\circ}\text{C}, \text{ unless otherwise specified})$ (5/5)

*1: ML610Q429 only


MEASURING CIRCUITS

MEASURING CIRCUIT 1






MEASURING CIRCUIT 3




*1: Input logic circuit to determine the specified measuring conditions.*2: Measured at the specified output pins.

MEASURING CIRCUIT 4



*3: Measured at the specified output pins.


MEASURING CIRCUIT 5



*1: Input logic circuit to determine the specified measuring conditions.

AC CHARACTERISTICS (External Interrupt)

$(V_{DD} = 1.1 \text{ to } 3.6\text{V}, V_{SS} = 0\text{V}, \text{Ta} = -20 \text{ to } +70^{\circ}\text{C}, \text{ unless otherwise specified}$									
Deremeter	Sumbol	Condition	Rating			1.1			
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit			
External interrupt disable period	T _{NUL}	Interrupt: Enabled (MIE = 1), CPU: NOP operation System clock: 32.768kHz	76.8		106.8	μs			




AC CHARACTERISTICS (UART)

 $(V_{DD} = 1.3 \text{ to } 3.6\text{V}, V_{SS} = 0\text{V}, \text{Ta} = -20 \text{ to } +70^{\circ}\text{C}, \text{ unless otherwise specified})$

Deremeter	Symbol	Condition		Unit			
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	
Transmit baud rate	t _{TBRT}			BRT* ¹		s	
Receive baud rate	t _{RBRT}		BRT* ¹ –3%	BRT* ¹	BRT* ¹ +3%	S	

*1: Baud rate period (including the error of the clock frequency selected) set with the UART baud rate register (UA0BRTL,H) and the UART mode register 0 (UA0MOD0).




*: Indicates the secondary function of the port.

AC CHARACTERISTICS (Synchronous Serial Port)

 $(V_{DD} = 1.3 \text{ to } 3.6\text{V}, V_{SS} = 0\text{V}, \text{ Ta} = -20 \text{ to } +70^{\circ}\text{C}, \text{ unless otherwise specified})$

Demonster	Querra ha a l	Que ditter		l la it		
Parameter	Symbol	Condition	Min.	Rating Typ. SCLK*1 SCLK*1	Max.	Unit
SCLK input cycle		When high-speed oscillation is not active	10	_		μS
(slave mode)	t _{scyc}	When high-speed oscillation is active ($V_{DD} = 1.8$ to 3.6V)	1			μS
SCLK output cycle (master mode)	t _{SCYC}	_		SCLK*1		s
SCLK input pulse width		When high-speed oscillation is not active	4	—	_	μs
(slave mode)	LSW	tsw $(V_{DD} = 1.8 \text{ to } 3.6 \text{V})$	_	μS		
SCLK output pulse width (master mode)	t _{sw}	_			SCLK* ¹ ×0.6	s
SOUT output delay time (slave mode)	t _{SD}				180	ns
SOUT output delay time (master mode)	t _{SD}	_		_	80	ns
SIN input setup time _(slave mode)	t _{SS}	—	80	—	_	ns
SIN input setup time (master mode)	t _{ss}	_	180	_	_	ns
SIN input hold time	t _{SH}	—	80			ns

*1: Clock period selected with S0CK3–0 of the serial port 0 mode register (SIO0MOD1)




*: Indicates the secondary function of the port.

AC CHARACTERISTICS (I²C Bus Interface: Standard Mode 100kHz) (V_{DD} = 1.8 to 3.6V, V_{SS} = 0

AC CHARACTERISTICS (I C Dus II		8 to 3.6V, $V_{SS} = 0V$, Ta = -2	20 to +70°C, i	unless otl	nerwise s	pecified)	
Parameter	Symphol	Condition		Rating			
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	
SCL clock frequency	f _{SCL}	—	0		100	kHz	
SCL hold time (start/restart condition)	t _{HD:STA}	—	4.0	_	_	μS	
SCL "L" level time	t _{LOW}		4.7	_		μS	
SCL "H" level time	t _{HIGH}	_	4.0			μS	
SCL setup time (restart condition)	t _{SU:STA}	_	4.7			μS	
SDA hold time	thd:dat	_	0		3.45	μS	
SDA setup time	t _{SU:DAT}		0.25			μS	
SDA setup time (stop condition)	tsu:sto		4.0			μS	
Bus-free time	t _{BUF}	_	4.7	_		μS	

AC CHARACTERISTICS (I²C Bus Interface: Fast Mode 400kHz)

	(V _{DD} =	= 1.8 to 3.6V, V_{SS} = 0V, Ta = -20 to	o +70°C,	unless oth	nerwise s	pecified)
Deverseder	Currente e l	Condition		1.1		
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
SCL clock frequency	f _{SCL}		0		400	kHz
SCL hold time (start/restart condition)	t _{HD:STA}	—	0.6	_		μS
SCL "L" level time	t _{LOW}		1.3			μS
SCL "H" level time	t _{HIGH}		0.6			μS
SCL setup time (restart condition)	t _{SU:STA}	—	0.6			μS
SDA hold time	t _{HD:DAT}		0		0.9	μS
SDA setup time	t _{SU:DAT}		0.1			μS
SDA setup time (stop condition)	t _{SU:STO}	_	0.6			μS
Bus-free time	t _{BUF}	—	1.3			μS



Notes

- 1) The information contained herein is subject to change without notice.
- 2) Although LAPIS Semiconductor is continuously working to improve product reliability and quality, semiconductors can break down and malfunction due to various factors. Therefore, in order to prevent personal injury or fire arising from failure, please take safety measures such as complying with the derating characteristics, implementing redundant and fire prevention designs, and utilizing backups and fail-safe procedures. LAPIS Semiconductor shall have no responsibility for any damages arising out of the use of our Products beyond the rating specified by LAPIS Semiconductor.
- 3) Examples of application circuits, circuit constants and any other information contained herein are provided only to illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.
- 4) The technical information specified herein is intended only to show the typical functions of the Products and examples of application circuits for the Products. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of LAPIS Semiconductor or any third party with respect to the information contained in this document; therefore LAPIS Semiconductor shall have no responsibility whatsoever for any dispute, concerning such rights owned by third parties, arising out of the use of such technical information.
- 5) The Products are intended for use in general electronic equipment (i.e. AV/OA devices, communication, consumer systems, gaming/entertainment sets) as well as the applications indicated in this document.
- 6) The Products specified in this document are not designed to be radiation tolerant.
- 7) For use of our Products in applications requiring a high degree of reliability (as exemplified below), please contact and consult with a LAPIS Semiconductor representative: transportation equipment (i.e. cars, ships, trains), primary communication equipment, traffic lights, fire/crime prevention, safety equipment, medical systems, servers, solar cells, and power transmission systems.
- 8) Do not use our Products in applications requiring extremely high reliability, such as aerospace equipment, nuclear power control systems, and submarine repeaters.
- 9) LAPIS Semiconductor shall have no responsibility for any damages or injury arising from non-compliance with the recommended usage conditions and specifications contained herein.
- 10) LAPIS Semiconductor has used reasonable care to ensure the accuracy of the information contained in this document. However, LAPIS Semiconductor does not warrant that such information is error-free and LAPIS Semiconductor shall have no responsibility for any damages arising from any inaccuracy or misprint of such information.
- 11) Please use the Products in accordance with any applicable environmental laws and regulations, such as the RoHS Directive. For more details, including RoHS compatibility, please contact a ROHM sales office. LAPIS Semiconductor shall have no responsibility for any damages or losses resulting non-compliance with any applicable laws or regulations.
- 12) When providing our Products and technologies contained in this document to other countries, you must abide by the procedures and provisions stipulated in all applicable export laws and regulations, including without limitation the US Export Administration Regulations and the Foreign Exchange and Foreign Trade Act.
- 13) This document, in part or in whole, may not be reprinted or reproduced without prior consent of LAPIS Semiconductor.

Copyright 2011 – 2015 LAPIS Semiconductor Co., Ltd.

LAPIS Semiconductor Co., Ltd.

2-4-8 Shinyokohama, Kouhoku-ku, Yokohama 222-8575, Japan http://www.lapis-semi.com/en/