

Welcome to E-XFL.COM

Embedded - Microcontrollers - Application Specific: Tailored Solutions for Precision and Performance

#### Embedded - Microcontrollers - Application Specific

represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

#### What Are <u>Embedded - Microcontrollers -</u> <u>Application Specific</u>?

Application charific microcontrollars are analyzared to

#### Details

Details	
Product Status	Obsolete
Applications	Capacitive Sensing
Core Processor	M8C
Program Memory Type	FLASH (8kB)
Controller Series	CY8C20xx6A
RAM Size	1K x 8
Interface	I <sup>2</sup> C, SPI
Number of I/O	20
Voltage - Supply	1.71V ~ 5.5V
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	24-UFQFN Exposed Pad
Supplier Device Package	24-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c20336an-24lqxi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## **Getting Started**

The quickest way to understand PSoC silicon is to read this datasheet and then use the PSoC Designer Integrated Development Environment (IDE). This datasheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications.

For in depth information, along with detailed programming details, see the Technical Reference Manual for the CY8C20XX6A/S PSoC devices.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web at www.cypress.com/psoc.

#### CapSense Design Guides

Design Guides are an excellent introduction to the wide variety of possible CapSense designs. They are located at www.cypress.com/go/CapSenseDesignGuides.

Refer Getting Started with CapSense design guide for information on CapSense design and CY8C20XX6A/H/AS CapSense<sup>®</sup> Design Guide for specific information on CY8C20XX6A/AS CapSense controllers.

#### Silicon Errata

Errata documents known issues with silicon including errata trigger conditions, scope of impact, available workarounds and silicon revision applicability. Refer to Silicon Errata for the PSoC<sup>®</sup> CY8C20x36A/46A/66A/96A/46AS/66AS/36H/46H families available at http://www.cypress.com/?rID=56239 for errata information on CY8C20xx6A/AS/H family of device. Compare errata document with datasheet for a complete functional description of device.

#### **Development Kits**

PSoC Development Kits are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

### Training

Free PSoC technical training (on demand, webinars, and workshops), which is available online via www.cypress.com, covers a wide variety of topics and skill levels to assist you in your designs.

#### **CYPros Consultants**

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the CYPros Consultants web site.

#### **Solutions Library**

Visit our growing library of solution focused designs. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

#### **Technical Support**

Technical support – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.



## **Development Tools**

PSoC Designer<sup>™</sup> is the revolutionary integrated design environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
- Hardware and software I<sup>2</sup>C slaves and masters
- □ Full-speed USB 2.0
- □ Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

#### **PSoC Designer Software Subsystems**

#### Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this lets you to use more than 100 percent of PSoC's resources for an application.

#### Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

**Assemblers**. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

**C Language Compilers**. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also lets you to create a trace buffer of registers and memory locations of interest.

#### Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

#### In-Circuit Emulator

A low-cost, high-functionality in-circuit emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.



## **Designing with PSoC Designer**

The development process for the PSoC device differs from that of a traditional fixed-function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and lowering inventory costs. These configurable resources, called PSoC blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is:

- 6. Select user modules.
- 7. Configure user modules.
- 8. Organize and connect.
- 9. Generate, verify, and debug.

#### Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules". User modules make selecting and implementing peripheral devices, both analog and digital, simple.

#### **Configure User Modules**

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more digital PSoC blocks, one for each eight bits of resolution. Using these parameters, you can establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All of the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information that you may need to successfully implement your design.

#### **Organize and Connect**

Build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. Perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

#### Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides APIs with high-level functions to control and respond to hardware events at run time, and interrupt service routines that you can adapt as needed.

A complete code development environment lets you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (accessed by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full-speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the debug interface provides a large trace buffer. It lets you to define complex breakpoint events that include monitoring address and data bus values, memory locations, and external signals.






## 48-pin QFN (33 Sensing Inputs) [36]

#### Table 8. Pin Definitions – CY8C20636A<sup>[37, 38]</sup>

Pin No.	Digital	Analog	Name	Description	
1			NC	No connection	
2	I/O		P2[7]		
3	I/O	I	P2[5]	Crystal output (XOut)	
4	I/O	I	P2[3]	Crystal input (XIn)	
5	I/O	I	P2[1]		
6	I/O	I	P4[3]		
7	I/O	Ι	P4[1]		
8	I/O	I	P3[7]		
9	I/O	I	P3[5]		
10	I/O	I	P3[3]		
11	I/O	I	P3[1]		
12	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS	
13	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO	
14			NC	No connection	
15			NC	No connection	
16	IOHR	I	P1[3]	SPI CLK	
17	IOHR	I	P1[1]	ISSP CLK <sup>[37]</sup> , I <sup>2</sup> C SCL, SPI MOSI	
18	Po	wer	V <sub>SS</sub>	Ground connection <sup>[40]</sup>	
19			DNU		
20			DNU		
21	Po	wer	V <sub>DD</sub>	Supply voltage	
22	IOHR	I	P1[0]	ISSP DATA <sup>[37]</sup> , I <sup>2</sup> C SDA, SPI CLK <sup>[39]</sup>	
23	IOHR	I	P1[2]		
24	IOHR	I	P1[4]	Optional external clock input (EXTCLK)	
25	IOHR	I	P1[6]		
26	In	put	XRES	Active high external reset with internal pull-down	
27	I/O	I	P3[0]		
28	I/O	I	P3[2]		
29	I/O	I	P3[4]		Pi No
30	I/O	Ι	P3[6]		40
31	I/O	I	P4[0]		41
32	I/O	I	P4[2]		42
33	I/O	I	P2[0]		43
34	I/O	I	P2[2]		44
35	I/O	I	P2[4]		45
36	I/O	I	P2[6]		46
37	IOH	I	P0[0]		47
38	IOH	I	P0[2]		48
39	IOH	I	P0[4]		CF

Figure	10.	CY8C20636A



29	I/O	I	P3[4]	Pin No.	Digital	Analog	Name	Description
30	I/O		P3[6]	40	IOH	1	P0[6]	
31	I/O	I	P4[0]	41	Po	wer	V <sub>DD</sub>	Supply voltage
32	I/O		P4[2]	42			NC	No connection
33	I/O	I	P2[0]	43			NC	No connection
34	I/O	I	P2[2]	44	IOH	I	P0[7]	
35	I/O	I	P2[4]	45	IOH	1	P0[5]	
36	I/O	I	P2[6]	46	IOH	1	P0[3]	Integrating input
37	IOH		P0[0]	47	Po	wer	V <sub>SS</sub>	Ground connection <sup>[40]</sup>
38	IOH		P0[2]	48	IOH	1	P0[1]	
39	IOH		P0[4]	СР	Po	wer	V <sub>SS</sub>	Center pad must be connected to ground

LEGEND A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

#### Notes

36. 36 GPIOs = 33 pins for capacitive sensing + 2 pins for I2C + 1 pin for modulation capacitor.

37. On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

38. The center pad (CP) on the QFN package must be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal

39. Alternate SPI clock.

40. All VSS pins should be brought out to one common GND plane.





#### DC Chip-Level Specifications

Table 13 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

#### Table 13. DC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>DD</sub> <sup>[54, 55, 56, 57]</sup>	Supply voltage	No USB activity. Refer the table "DC POR and LVD Specifications" on page 26	1.71	_	5.50	V
V <sub>DDUSB</sub> <sup>[54, 55, 56, 57]</sup>	Operating voltage	USB activity, USB regulator enabled	4.35	-	5.25	V
VDDUSB		USB activity, USB regulator bypassed	3.15	3.3	3.60	V
I <sub>DD24</sub>	Supply current, IMO = 24 MHz	Conditions are $V_{DD} \le 3.0 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$ , CPU = 24 MHz. CapSense running at 12 MHz, no I/O sourcing current	_	2.88	4.00	mA
I <sub>DD12</sub>	Supply current, IMO = 12 MHz	Conditions are $V_{DD} \le 3.0 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$ , CPU = 12 MHz. CapSense running at 12 MHz, no I/O sourcing current	_	1.71	2.60	mA
I <sub>DD6</sub>	Supply current, IMO = 6 MHz	Conditions are $V_{DD} \le 3.0 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$ , CPU = 6 MHz. CapSense running at 6 MHz, no I/O sourcing current	_	1.16	1.80	mA
IDDAVG10	Average supply current per sensor	One sensor scanned at 10 mS rate	_	250	-	μA
IDDAVG100	Average supply current per sensor	One sensor scanned at 100 mS rate	_	25	-	μΑ
IDDAVG500	Average supply current per sensor	One sensor scanned at 500 mS rate	_	7	_	μΑ
I <sub>SB0</sub> [58, 59, 60, 61, 62, 63]	Deep sleep current	$V_{DD} \leq 3.0$ V, $T_A$ = 25 °C, I/O regulator turned off	_	0.10	1.05	μΑ
I <sub>SB1</sub> [58, 59, 60, 61, 62, 63]	Standby current with POR, LVD and sleep timer	$V_{DD} \leq$ 3.0 V, $T_A$ = 25 °C, I/O regulator turned off	-	1.07	1.50	μA
I <sub>SBI2C</sub> <sup>[58, 59, 60, 61, 62, 63]</sup>	Standby current with I <sup>2</sup> C enabled	Conditions are $V_{DD}$ = 3.3 V, $T_A$ = 25 °C and CPU = 24 MHz	_	1.64	-	μΑ

#### Notes

54. When V<sub>DD</sub> remains in the range from 1.71 V to 1.9 V for more than 50 μs, the slew rate when moving from the 1.71 V to 1.9 V range to greater than 2 V must be slower than 1 V/500 μs to avoid triggering POR. The only other restriction on slew rates for any other voltage range or transition is the SR<sub>POWER\_UP</sub> parameter.
 55. If powering down in standby sleep mode, to properly detect and recover from a V<sub>DD</sub> brown out condition any of the following actions must be taken:

- a.Bring the device out of sleep before powering down.
- b.Assure that V<sub>DD</sub> falls below 100 mV before powering back up.
- c.Set the No Buzz bit in the OSC\_CR0 register to keep the voltage monitoring circuit powered during sleep.

 d.Increase the buzz rate to assure that the falling edge of V<sub>DD</sub> is captured. The rate is configured through the PSSDC bits in the SLP\_CFG register. For the referenced registers, refer to the CY8C20X36 Technical Reference Manual. In deep sleep mode, additional low power voltage monitoring circuitry allows V<sub>DD</sub> brown out conditions to be detected for edge rates slower than 1V/ms.
 56. For USB mode, the V<sub>DD</sub> supply for bus-powered application should be limited to 4.35 V–5.35 V. For self-powered application, V<sub>DD</sub> should be 3.15 V–3.45 V.
 57. For proper CapSense block functionality, if the drop in V<sub>DD</sub> exceeds 5% of the base V<sub>DD</sub>, the rate at which V<sub>DD</sub> drops should not exceed 200 mV/s. Base V<sub>DD</sub> can be between 1.8 V and 5.5 V. be between 1.8 V and 5.5 V.

58. Errata: When the device is put to sleep in Standby or I2C\_USB Mode and the bandgap circuit is refreshed less frequently than every 8 ms (default), the device may not come out of sleep when a sleep-ending input is received. For more information, see the "Errata" on page 46.

59. Errata: The I2C block exhibits occasional data and bus corruption errors when the I2C master initiates transactions while the device is in or out of transition of sleep mode. For more information, see the "Errata" on page 46.

60. Errata: When programmable timer 0 is used in "one-shot" mode by setting bit 1 of register 0,B0h (PT0\_CFG), and the timer interrupt is used to wake the device from sleep, the interrupt service routine (ISR) may be executed twice. For more information, see the "Errata" on page 47.

61. Errata: When in sleep mode, if a GPIO interrupt happens simultaneously with a Timer0 or Sleep Timer interrupt, the GPIO interrupt may be missed, and the corresponding GPIO ISR not run. For more information, see the "Errata" on page 47.

62. Errata: If an interrupt is posted a short time (within 2.5 CPU cycles) before firmware commands the device to sleep, the interrupt will be missed. For more information, see the "Errata" on page 48.

63. Errata: Device wakes up from sleep when an analog interrupt is trigger. For more information, see the "Errata" on page 48.



### Table 15. 2.4 V to 3.0 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Мах	Units
R <sub>PU</sub>	Pull-up resistor	-	4	5.60	8	kΩ
V <sub>OH1</sub>	High output voltage Port 2 or 3 or 4 pins	I <sub>OH</sub> < 10 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	_	_	V
V <sub>OH2</sub>	High output voltage Port 2 or 3 or 4 pins	I <sub>OH</sub> = 0.2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.40	_	_	V
V <sub>OH3</sub>	High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1	I <sub>OH</sub> < 10 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	_	_	V
V <sub>OH4</sub>	High output voltage Port 0 or 1 pins with LDO regulator Disabled for Port 1	I <sub>OH</sub> = 2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.50	_	_	V
V <sub>OH5A</sub>	High output voltage Port 1 pins with LDO enabled for 1.8 V out	I <sub>OH</sub> < 10 μA, V <sub>DD</sub> > 2.4 V, maximum of 20 mA source current in all I/Os	1.50	1.80	2.10	V
V <sub>OH6A</sub>	High output voltage Port 1 pins with LDO enabled for 1.8 V out	I <sub>OH</sub> = 1 mA, V <sub>DD</sub> > 2.4 V, maximum of 20 mA source current in all I/Os	1.20	-	-	V
V <sub>OL</sub>	Low output voltage	IOL = 10 mA, maximum of 30 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	_	-	0.75	V
V <sub>IL</sub>	Input low voltage	-	-	Ι	0.72	V
V <sub>IH</sub>	Input high voltage	-	1.40	Ι		V
V <sub>H</sub>	Input hysteresis voltage	-	-	80	-	mV
IIL	Input leakage (absolute value)	-	-	1	1000	nA
C <sub>PIN</sub>	Capacitive load on pins	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF
V <sub>ILLVT2.5</sub>	Input Low Voltage with low threshold enable set, Enable for Port1	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	0.7	V	_	
V <sub>IHLVT2.5</sub>	Input High Voltage with low threshold enable set, Enable for Port1	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	1.2		_	V

### Table 16. 1.71 V to 2.4 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>PU</sub>	Pull-up resistor	-	4	5.60	8	kΩ
V <sub>OH1</sub>	High output voltage Port 2 or 3 or 4 pins	I <sub>OH</sub> = 10 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	_	_	V
V <sub>OH2</sub>	High output voltage Port 2 or 3 or 4 pins	I <sub>OH</sub> = 0.5 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.50	-	-	V
V <sub>OH3</sub>	High output voltage Port 0 or 1 pins with LDO regulator Disabled for Port 1	I <sub>OH</sub> = 100 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	-	-	V
V <sub>OH4</sub>	High output voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1	I <sub>OH</sub> = 2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.50	_	_	V
V <sub>OL</sub>	Low output voltage	I <sub>OL</sub> = 5 mA, maximum of 20 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	_	-	0.40	V
V <sub>IL</sub>	Input low voltage	-	-	-	0.30 × V <sub>DD</sub>	V



## DC I<sup>2</sup>C Specifications

Table 24 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, 2.4 V to 3.0 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 1.71 V to 2.4 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

#### Table 24. DC I<sup>2</sup>C Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
		$3.1 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$	-	-	$0.25 \times V_{DD}$	V
V <sub>ILI2C</sub>	Input low level	$2.5 \text{ V} \le \text{V}_{\text{DD}} \le 3.0 \text{ V}$	-	-	$0.3 \times V_{DD}$	V
		$1.71 \text{ V} \leq \text{V}_{\text{DD}} \leq 2.4 \text{ V}$	-	-	$0.3 \times V_{DD}$	V
V <sub>IHI2C</sub>	Input high level	$1.71 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$	$0.65 \times V_{DD}$	_	-	V

#### **DC Reference Buffer Specifications**

Table 25 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, 2.4 V to 3.0 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 1.71 V to 2.4 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

#### Table 25. DC Reference Buffer Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>Ref</sub>	Reference buffer output	$1.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$	1	-	1.05	V
V <sub>RefHi</sub>	Reference buffer output	$1.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$	1.2	_	1.25	V

#### **DC IDAC Specifications**

Table 26 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

#### Table 26. DC IDAC Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
IDAC_DNL	Differential nonlinearity	-4.5	-	+4.5	LSB	-
IDAC_INL	Integral nonlinearity	-5	-	+5	LSB	-
	Range = 0.5x	6.64	-	22.46	μA	DAC setting = 128 dec.
	Range = 1x	14.5	-	47.8	μA	Not recommended for CapSense
IDAC_Gain (Source)	Range = 2x	42.7	-	92.3	μA	applications.
(000100)	Range = 4x	91.1	-	170	μA	DAC setting = 128 dec
	Range = 8x	184.5	-	426.9	μA	DAC setting = 128 dec



## **AC Programming Specifications**




Table 33 lists the guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

#### Table 33. AC Programming Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
t <sub>RSCLK</sub>	Rise time of SCLK	_	1	_	20	ns
t <sub>FSCLK</sub>	Fall time of SCLK	_	1	-	20	ns
t <sub>SSCLK</sub>	Data setup time to falling edge of SCLK	-	40	-	-	ns
t <sub>HSCLK</sub>	Data hold time from falling edge of SCLK	-	40	-	-	ns
F <sub>SCLK</sub>	Frequency of SCLK	-	0	-	8	MHz
t <sub>ERASEB</sub>	Flash erase time (block)	-	-	-	18	ms
t <sub>WRITE</sub>	Flash block write time	-	-	-	25	ms
t <sub>DSCLK</sub>	Data out delay from falling edge of SCLK	3.6 < V <sub>DD</sub>	-	-	60	ns
t <sub>DSCLK3</sub>	Data out delay from falling edge of SCLK	$3.0 \le V_{DD} \le 3.6$	-	-	85	ns
t <sub>DSCLK2</sub>	Data out delay from falling edge of SCLK	$1.71 \le V_{DD} \le 3.0$	-	-	130	ns
t <sub>XRST3</sub>	External reset pulse width after power-up	Required to enter programming mode when coming out of sleep	300	-	-	μS
t <sub>XRES</sub>	XRES pulse length	-	300	-	-	μs
t <sub>VDDWAIT</sub> [71]	V <sub>DD</sub> stable to wait-and-poll hold off	-	0.1	-	1	ms
t <sub>VDDXRES</sub> [71]	V <sub>DD</sub> stable to XRES assertion delay	-	14.27	-	-	ms
t <sub>POLL</sub>	SDATA high pulse time	-	0.01	-	200	ms
t <sub>ACQ</sub> <sup>[71]</sup>	"Key window" time after a V <sub>DD</sub> ramp acquire event, based on 256 ILO clocks.	_	3.20	-	19.60	ms
t <sub>XRESINI</sub> [71]	"Key window" time after an XRES event, based on 8 ILO clocks	_	98	-	615	μS

Note

71. Valid from 5 to 50 °C. See the spec, CY8C20X66, CY8C20X46, CY8C20X36, CY7C643XX, CY7C604XX, CY8CTST2XX, CY8CTMG2XX, CY8C20X67, CY8C20X47, CY8C20X37, Programming Spec for more details.




## AC I<sup>2</sup>C Specifications

Table 34 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 34. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins

Symbol	Description	Standa	rd Mode	Fast	Mode	Units
Symbol	Description	Min	Max	Min	Max	Units
f <sub>SCL</sub>	SCL clock frequency	0	100	0	400	kHz
t <sub>HD;STA</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated	4.0	-	0.6	-	μs
t <sub>LOW</sub>	LOW period of the SCL clock	4.7	-	1.3	_	μs
t <sub>HIGH</sub>	HIGH Period of the SCL clock	4.0	-	0.6	-	μs
t <sub>SU;STA</sub>	Setup time for a repeated START condition	4.7	-	0.6	-	μs
t <sub>HD;DAT</sub>	Data hold time	0	3.45	0	0.90	μs
t <sub>SU;DAT</sub>	Data setup time	250	-	100 <sup>[72]</sup>	-	ns
t <sub>SU;STO</sub>	Setup time for STOP condition	4.0	-	0.6	-	μs
t <sub>BUF</sub>	Bus free time between a STOP and START condition	4.7	-	1.3	-	μs
t <sub>SP</sub>	Pulse width of spikes are suppressed by the input filter	_	-	0	50	ns





#### Note

72. A Fast-Mode I<sup>2</sup>C-bus device can be used in a standard mode I<sup>2</sup>C-bus system, but the requirement t<sub>SU:DAT</sub> ≥ 250 ns must then be met. This automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>max</sub> + t<sub>SU:DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I<sup>2</sup>C-bus specification) before the SCL line is released.



## Table 35. SPI Master AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>SCLK</sub>	SCLK clock frequency	V <sub>DD</sub> ≥ 2.4 V V <sub>DD</sub> < 2.4 V	-		6 3	MHz MHz
DC	SCLK duty cycle	-	_	50	-	%
t <sub>SETUP</sub>	MISO to SCLK setup time	V <sub>DD</sub> ≥ 2.4 V V <sub>DD</sub> < 2.4 V	60 100			ns ns
t <sub>HOLD</sub>	SCLK to MISO hold time	-	40	-	-	ns
t <sub>OUT_VAL</sub>	SCLK to MOSI valid time	_	_	-	40	ns
t <sub>OUT_H</sub>	MOSI high time	-	40	_	_	ns

Figure 17. SPI Master Mode 0 and 2






Figure 18. SPI Master Mode 1 and 3






### Table 36. SPI Slave AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units	
F <sub>SCLK</sub>	SCLK clock frequency	_	-	_	4	MHz	
t <sub>LOW</sub>	SCLK low time	_	42	_	-	ns	
t <sub>HIGH</sub>	SCLK high time	_	42	_	-	ns	
t <sub>SETUP</sub>	MOSI to SCLK setup time	-	30	-	-	ns	
t <sub>HOLD</sub>	SCLK to MOSI hold time	-	50	-	-	ns	
t <sub>SS MISO</sub>	SS high to MISO valid	-	-	-	153	ns	
t <sub>SCLK_MISO</sub>	SCLK to MISO valid	-	-	-	125	ns	
t <sub>SS_HIGH</sub>	SS high time	-	50	-	-	ns	
t <sub>SS CLK</sub>	Time from SS low to first SCLK	_	2/SCLK	-	-	ns	
t <sub>CLK_SS</sub>	Time from last SCLK to SS high	-	2/SCLK	-	-	ns	











## Packaging Information

This section illustrates the packaging specifications for the CY8C20XX6A/S PSoC device, along with the thermal impedances for each package.

**Important Note** Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at <a href="http://www.cypress.com/design/MR10161">http://www.cypress.com/design/MR10161</a>.






NOTES

1. REFERENCE JEDEC # MO-220 2. ALL DIMENSIONS ARE IN MILLIMETERS

001-09116 \*J

001-13937 \*F

#### Figure 22. 24-pin QFN (4 × 4 × 0.55 mm) LQ24A 2.65 × 2.65 E-Pad (Sawn) Package Outline, 001-13937




1. HATCH IS SOLDERABLE EXPOSED METAL.

2. REFERENCE JEDEC # MO-248

3. PACKAGE WEIGHT :  $29 \pm 3$  mg


4. ALL DIMENSIONS ARE IN MILLIMETERS





### Figure 23. 32-pin QFN (5 × 5 × 0.55 mm) LQ32 3.5 × 3.5 E-Pad (Sawn) Package Outline, 001-42168

Figure 24. 48-pin SSOP (300 Mils) O483 Package Outline, 51-85061





## **Development Tool Selection**

#### Software

#### PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for over half a decade. PSoC Designer is available free of charge at http://www.cypress.com.

#### PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC Programmer is available free of charge at http://www.cypress.com.

#### **Development Kits**

All development kits are sold at the Cypress Online Store.

#### CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface enables users to run, halt, and single step the processor and view the content of specific memory locations. PSoC Designer supports the advance emulation features also. The kit includes:

- PSoC Designer Software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29X66A Family
- Cat-5 Adapter
- Mini-Eval Programming Board
- 110 ~ 240 V Power Supply, Euro-Plug Adapter
- iMAGEcraft C Compiler (Registration Required)
- ISSP Cable
- USB 2.0 Cable and Blue Cat-5 Cable
- 2 CY8C29466A-24PXI 28-PDIP Chip Samples

#### **Evaluation Tools**

All evaluation tools are sold at the Cypress Online Store.

#### CY3210-MiniProg1

The CY3210-MiniProg1 kit enables the user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board

- 28-pin CY8C29466A-24PXI PDIP PSoC Device Sample
- 28-pin CY8C27443A-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-Pin CY8C29466A-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### CY3280-20X66 Universal CapSense Controller

The CY3280-20X66 CapSense Controller Kit is designed for easy prototyping and debug of CY8C20XX6A CapSense Family designs with pre-defined control circuitry and plug-in hardware. Programming hardware and an I2C-to-USB bridge are included for tuning and data acquisition.

The kit includes:

- CY3280-20X66 CapSense Controller Board
- CY3240-I2USB Bridge
- CY3210 MiniProg1 Programmer
- USB 2.0 Retractable Cable
- CY3280-20X66 Kit CD

#### **Device Programmers**

All device programmers are purchased from the Cypress Online Store.

#### CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular Programmer Base
- Three Programming Module Cards
- MiniProg Programming Unit
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable



#### CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production programming environment. Note that CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

#### Accessories (Emulation and Programming)

#### Table 40. Emulation and Programming Accessories

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240 V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable

Part Number Pin Package		Flex-Pod Kit <sup>[75]</sup>	Foot Kit <sup>[76]</sup>	Adapter <sup>[77]</sup>		
CY8C20236A-24LKXI	16-pin QFN (No E-Pad)	CY3250-20246QFN	CY3250-20246QFN-POD	See note 74		
CY8C20246A-24LKXI	16-pin QFN (No E-Pad)	d) CY3250-20246QFN CY3250-20246QFN-POD		See note 77		
CY8C20246AS-24LKXI	16-pin QFN (No E-Pad)		Not Supported			
CY8C20336A-24LQXI	24-pin QFN	CY3250-20346QFN	CY3250-20346QFN-POD	See note 74		
CY8C20346A-24LQXI	24-pin QFN	CY3250-20346QFN	CY3250-20346QFN-POD	See note 77		
CY8C20346AS-24LQXI	24-pin QFN	Not Supported				
CY8C20396A-24LQXI	24-pin QFN	Not Supported				
CY8C20436A-24LQXI	32-pin QFN	CY3250-20466QFN CY3250-20466QFN-POD		See note 74		
CY8C20446A-24LQXI	32-pin QFN	CY3250-20466QFN	CY3250-20466QFN-POD	See note 77		
CY8C20446AS-24LQXI	32-pin QFN		Not Supported			
CY8C20466A-24LQXI	32-pin QFN	CY3250-20466QFN CY3250-20466QFN-POD		See note 77		
CY8C20466AS-24LQXI 32-pin QFN			Not Supported			
CY8C20496A-24LQXI 32-pin QFN		Not Supported				
CY8C20536A-24PVXI	48-pin SSOP	CY3250-20566 CY3250-20566-POD		See note 77		
CY8C20546A-24PVXI	48-pin SSOP	CY3250-20566 CY3250-20566-POD See		See note 77		
CY8C20566A-24PVXI 48-pin SSOP CY3250-20566 CY3250-20566-POD		See note 77				

#### Third Party Tools

Several tools have been specially designed by third-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at http://www.cypress.com under Documentation > Evaluation Boards.

#### Build a PSoC Emulator into Your Board

For details on how to emulate your circuit before going to volume production using an on-chip debug (OCD) non-production PSoC device, refer Application Note Debugging - Build a PSoC Emulator into Your Board – AN2323.

Notes

- 76. Foot kit includes surface mount feet that can be soldered to the target PCB.
- 77. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at http://www.emulation.com.

<sup>75.</sup> Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.



## **Ordering Information**

Table 41 lists the CY8C20XX6A/S PSoC devices' key package features and ordering codes.

#### Table 41. PSoC Device Key Features and Ordering Information

Package	Ordering Code	Flash (Bytes)	SRAM (Bytes)	CapSense Blocks	Digital I/O Pins	Analog Inputs <sup>[78]</sup>	XRES Pin	USB	ADC
16-pin (3 × 3 × 0.6 mm) QFN (no E-Pad)	CY8C20236A-24LKXI	8 K	1 K	1	13	13	Yes	No	Yes
6-pin (3 × 3 × 0.6 mm) QFN no E-Pad) (Tape and Reel) CY8C20236A-24LKXIT		8 K	1 K	1	13	13	Yes	No	Yes
16-pin (3 × 3 × 0.6 mm) QFN (no E-Pad)	CY8C20246A-24LKXI	16 K	2 K	1	13	13	Yes	No	Yes
16-pin (3 × 3 × 0.6 mm) QFN (no E-Pad)	CY8C20246AS-24LKXI	16 K	2 K	1	13	13	Yes	No	Yes
16-pin (3 × 3 × 0.6 mm) QFN (no E-Pad) (Tape and Reel)	CY8C20246A-24LKXIT	16 K	2 K	1	13	13	Yes	No	Yes
16-pin (3 × 3 × 0.6 mm) QFN (no E-Pad) (Tape and Reel)	CY8C20246AS-24LKXIT	16 K	2 K	1	13	13	Yes	No	Yes
24-pin (4 × 4 × 0.6 mm) QFN	CY8C20336A-24LQXI	8 K	1 K	1	20	20	Yes	No	Yes
24-pin (4 × 4 × 0.6 mm) QFN (Tape and Reel)	CY8C20336A-24LQXIT	8 K	1 K	1	20	20	Yes	No	Yes
24-pin (4 × 4 × 0.6 mm) QFN	CY8C20346A-24LQXI	16 K	2 K	1	20	20	Yes	No	Yes
24-pin (4 × 4 × 0.6 mm) QFN	CY8C20346AS-24LQXI	16 K	2 K	1	20	20	Yes	No	Yes
24-pin (4 × 4 × 0.6 mm) QFN (Tape and Reel)			2 K	1	20	20	Yes	No	Yes
24-pin (4 × 4 × 0.6 mm) QFN (Tape and Reel)			2 K	1	20	20	Yes	No	Yes
24-pin (4 × 4 × 0.6 mm) QFN	CY8C20396A-24LQXI	16 K	2 K	1	19	19	Yes	Yes	Yes
24-pin (4 × 4 × 0.6 mm) QFN (Tape and Reel)	CY8C20396A-24LQXIT	16 K	2 K	1	19	19	Yes	Yes	Yes
32-pin (5 × 5 × 0.6 mm) QFN	CY8C20436A-24LQXI	8 K	1 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN (Tape and Reel)	CY8C20436A-24LQXIT	8 K	1 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN	CY8C20446A-24LQXI	16 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN	CY8C20446AS-24LQXI	16 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN (Tape and Reel)	CY8C20446A-24LQXIT	16 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN (Tape and Reel)	CY8C20446AS-24LQXIT	16 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN	N CY8C20466A-24LQXI		2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN	CY8C20466AS-24LQXI	32 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN (Tape and Reel)	CY8C20466A-24LQXIT	32 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN (Tape and Reel)	CY8C20466AS-24LQXIT	32 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN	CY8C20496A-24LQXI	16 K	2 K	1	25	25	Yes	Yes	Yes
32-pin (5 × 5 × 0.6 mm) QFN (Tape and Reel)	CY8C20496A-24LQXIT	16 K	2 K	1	25	25	Yes	Yes	Yes

Notes

T8. Dual-function Digital I/O Pins also connect to the common analog mux.
 79. Not Recommended for New Designs.



#### 3. DoubleTimer0 ISR

#### Problem Definition

When programmable timer 0 is used in "one-shot" mode by setting bit 1 of register 0,B0h (PT0\_CFG), and the timer interrupt is used to wake the device from sleep, the interrupt service routine (ISR) may be executed twice.

#### Parameters Affected

No datasheet parameters are affected.

#### Trigger Condition(S)

Triggered by enabling one-shot mode in the timer, and using the timer to wake from sleep mode.

#### Scope of Impact

The ISR may be executed twice.

#### Workaround

In the ISR, firmware should clear the one-shot bit with a statement such as "and reg[B0h], FDh"

#### Fix Status

Will not be fixed

## Changes

None

#### 4. Missed GPIO Interrupt

#### Problem Definition

When in sleep mode, if a GPIO interrupt happens simultaneously with a Timer0 or Sleep Timer interrupt, the GPIO interrupt may be missed, and the corresponding GPIO ISR not run.

#### Parameters Affected

No datasheet parameters are affected.

#### ■ Trigger Condition(S)

Triggered by enabling sleep mode, then having GPIO interrupt occur simultaneously with a Timer 0 or Sleep Timer interrupt.

#### Scope of Impact

The GPIO interrupt service routine will not be run.

#### Workaround

The system should be architected such that a missed GPIO interrupt may be detected. For example, if a GPIO is used to wake the system to perform some function, the system should detect if the function is not performed, and re-issue the GPIO interrupt.

Alternatively, if a GPIO interrupt is required to wake the system, then firmware should disable the Sleep Timer and Timer0.

Alternatively, the ISR's for Sleep Timer and Timer0 should manually check the state of the GPIO to determine if the host system has attempted to generate a GPIO interrupt.

#### Fix Status

Will not be fixed

#### Changes

None



#### 5. Missed Interrupt During Transition to Sleep

#### Problem Definition

If an interrupt is posted a short time (within 2.5 CPU cycles) before firmware commands the device to sleep, the interrupt will be missed.

#### Parameters Affected

No datasheet parameters are affected.

#### Trigger Condition(S)

Triggered by enabling sleep mode just prior to an interrupt.

#### Scope of Impact

The relevant interrupt service routine will not be run.

#### Workaround

None.

#### Fix Status

Will not be fixed

# ■ Changes

None

#### 6. Wakeup from sleep with analog interrupt

#### Problem Definition

Device wakes up from sleep when an analog interrupt is trigger

#### Parameters Affected

No datasheet parameters are affected.

#### Trigger Condition(S)

Triggered by enabling analog interrupt during sleep mode when device operating temperature is 50 °C or above

#### Scope of Impact

Device unexpectedly wakes up from sleep

#### Workaround

Disable the analog interrupt before entering sleep and turn it back on upon wakeup.

#### Fix Status

Will not be fixed

#### Changes

None



# Document History Page (continued)

0–6 Slide	Document Title: CY8C20XX6A/S, 1.8 V Programmable CapSense <sup>®</sup> Controller with SmartSense™ Auto-tuning 1–33 Buttons 0–6 Sliders Document Number: 001-54459					
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
*G	3247491	TTO/JPM/ ARVM/BVI	06/16/2011	Add 4 new parameters to Table 14 on page 22, and 2 new parameters to Table 15 on page 23. Changed Typ values for the following parameters: $I_{DD24}$ , $I_{DD12}$ , $I_{DD6}$ , $V_{OSLPC}$ . Added footnote # 49 and referred it to pin numbers 1, 14, 15, 42, and 43 under Table 10 on page 19. Added footnote # 53 and referred it to parameter $V_{IOZ}$ under Table 11 on page 20. Added footnote # 69 and added reference to $t_{JIT\_IMO}$ specification under Table 27 on page 28. Included footnote # 69 and added reference to $t_{JIT\_IMO}$ specification under Table 27 on page 28. Updated Solder Reflow Specifications on page 38 as per specs 25-00090 and 25-00103. I <sub>SB0</sub> Max value changed from 0.5 µA to 1.1 µA in Table 13 on page 21. Added Table 26 on page 27. Updated part numbers for "SmartSense_EMC" enabled CapSense controller.		
*H	3367332	BTK / SSHH / JPM/TTO/ VMAD	09/09/2011	Added parameter " $t_{OS}$ " to Table 27 on page 28. Added parameter " $l_{SBI2C}$ " to Table 13 on page 21. Added Table 24 on page 27. Added Table 25 on page 27. Replaced text "Port 2 or 3 pins" with "Port 2 or 3 or 4 pins" in Table 14, Table 15, Table 16, and Table 28.		
*	3371807	MATT	09/30/2011	Updated Packaging Information (Updated the next revision package outline for Figure 21, Figure 24 and included a new package outline Figure 26). Updated Ordering Information (Added new part numbers CY8C20636A-24LQXI, CY8C20636A-24LQXIT, CY8C20646A-24LQXI, CY8C20646A-24LQXIT, CY8C20666A-24LQXI, CY8C20666A-24LQXIT, CY8C20666AS-24LQXI, CY8C20666AS-24LQXIT, CY8C20646AS-24LQXI and CY8C20646AS-24LQXIT). Updated to new template.		
*J	3401666	MATT	10/11/2011	No technical updates.		
*K	3414479	KPOL	10/19/2011	Removed clock stretching feature on page 1. Removed I <sup>2</sup> C enhanced slave interface point from Additional System Resources.		
*L	3452591	BVI/UDYG	12/01/2011	Changed document title. Updated DC Chip-Level Specifications table. Updated Solder Reflow Specifications section. Updated Getting Started and Designing with PSoC Designer sections. Included Development Tools section. Updated Software under Development Tool Selection section.		
*M	3473330	ANBA	12/22/2011	Updated DC Chip-Level Specifications under Electrical Specifications (updated maximum value of $I_{SB0}$ parameter from 1.1 µA to 1.05 µA).		
*N	3587003	DST	04/16/2012	Added note for WLCSP package on page 1. Added Sensing inputs to pin table captions. Updated Conditions for DC Reference Buffer Specifications. Updated t <sub>JIT_IMO</sub> description in AC Chip-Level Specifications. Added note for t <sub>VDDWAIT</sub> , t <sub>VDDXRES</sub> , t <sub>ACQ</sub> , and t <sub>XRESINI</sub> specs. Removed WLCSP package outline.		
*0	3638569	BVI	06/06/2012	Updated $F_{SCLK}$ parameter in the Table 36, "SPI Slave AC Specifications," on page 34. Changed $t_{OUT\_HIGH}$ to $t_{OUT\_H}$ in Table 35, "SPI Master AC Specifications," on page 33. Updated package diagram 001-57280 to *C revision.		



# Document History Page (continued)

0–6 Slide	Document Title: CY8C20XX6A/S, 1.8 V Programmable CapSense <sup>®</sup> Controller with SmartSense™ Auto-tuning 1–33 Buttons 0–6 Sliders Document Number: 001-54459						
Revision	ECN	Orig. of Change	Submission Date	Description of Change			
*P	3774062	UBU	10/11/2012	Updated Electrical Specifications: Updated AC Chip-Level Specifications: Updated Table 27: Changed minimum value of F <sub>32K1</sub> parameter from 19 kHz to 15 kHz. Updated Packaging Information: spec 001-09116 – Changed revision from *F to *G. spec 001-13937 – Changed revision from *D to *E. spec 51-85061 – Changed revision from *E to *F. spec 001-13191 – Changed revision from *F to *G. spec 001-57280 – Changed revision from *C to *D.			
*Q	3807186	PKS	15/11/2012	No content update; appended to EROS document.			
*R	3836626	SRLI	01/03/2013	Updated Document Title to read as "CY8C20XX6A/S, 1.8 V Programmable CapSense® Controller with SmartSense™ Auto-tuning 1–33 Buttons, 0–6 Silders". Updated Features. Updated Features. Updated PSoC <sup>®</sup> Functional Overview: Replaced "CY8C20X36A/46A/66A/96A/46AS/66AS" with "CY8C20XX6A/S". Updated Getting Started: Replaced "CY8C20X36A/46A/66A/96A/46AS/66AS" with "CY8C20XX6A/S". Updated Getting Started: Replaced "CY8C20X36A/46A/66A/96A/46AS/66AS" with "CY8C20XX6A/S". Updated 16-pin QFN (10 Sensing Inputs)[3, 4]: Replaced "12 Sensing Inputs" with "10 Sensing Inputs" in heading, added Note 3 only. Updated 24-pin QFN (17 Sensing Inputs) [8]: Replaced "12 Sensing Inputs" with "17 Sensing Inputs" in heading, added Note 8 only. Updated 24-pin QFN (15 Sensing Inputs) [8]: Replaced "18 Sensing Inputs" with "15 Sensing Inputs" in heading, added Note 8 only. Updated 30-ball WLCSP (24 Sensing Inputs) [18]: Replaced "26 Sensing Inputs" with "25 Sensing Inputs" in heading, added Note 18 only. Updated 32-pin QFN (25 Sensing Inputs) [22]: Replaced "27 Sensing Inputs" with "25 Sensing Inputs" in heading, added Note 22 only. updated 32-pin QFN (22 Sensing Inputs) [27]: Replaced "24 Sensing Inputs" with "25 Sensing Inputs" in heading, added Note 23 only. Updated 48-pin SSOP (31 Sensing Inputs) [32]: Replaced "35 Sensing Inputs" with "33 Sensing Inputs" in heading, added Note 36 only. Updated 48-pin QFN (33 Sensing Inputs) [36]: Replaced "35 Sensing Inputs" with "33 Sensing Inputs" in heading, added Note 36 only. Updated 48-pin QFN (0CD) (33 Sensing Inputs) in heading, added Note 41 only. Updated 48-pin QFN (OCD) (33 Sensing Inputs) [46]: Added "33 Sensing Inputs" with "33 Sensing Inputs" in heading, added Note 41 only. Updated Packaging Inputs" with "33 Sensing Inputs" in heading, added Note 41 only. Updated 48-pin QFN (OCD) (33 Sensing Inputs) [46]: Added "35 Sensing Inputs" with "33 Sensing Inputs" in heading, added Note 41 only. Updated Packaging Information: spec 001-42168 – Changed revision from *D to *E. spec 001-42168 – Changed			
*S	3997568	BVI	05/11/2013	Added Errata.			
*Т	4044148	BVI	06/28/2013	Added Errata Footnotes. Updated Packaging Information: spec 001-09116 – Changed revision from *G to *H. Updated to new template.			