# E·XFL



Welcome to E-XFL.COM

Embedded - Microcontrollers - Application Specific: Tailored Solutions for Precision and Performance

#### Embedded - Microcontrollers - Application Specific

represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

#### What Are <u>Embedded - Microcontrollers -</u> <u>Application Specific</u>?

Application charific microcontrollars are analyzared to

#### Details

Product Status	Active
Applications	Capacitive Sensing
Core Processor	M8C
Program Memory Type	FLASH (8kB)
Controller Series	CY8C20xx6A
RAM Size	1K x 8
Interface	I <sup>2</sup> C, SPI
Number of I/O	36
Voltage - Supply	1.71V ~ 5.5V
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	48-UFQFN Exposed Pad
Supplier Device Package	48-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c20636a-24lqxit

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## PSoC<sup>®</sup> Functional Overview

The PSoC family consists of on-chip controller devices, which are designed to replace multiple traditional microcontroller unit (MCU)-based components with one, low cost single-chip programmable component. A PSoC device includes configurable analog and digital blocks, and programmable interconnect. This architecture allows the user to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The architecture for this device family, as shown in the Logic Block Diagram on page 2, consists of three main areas:

- The Core
- CapSense Analog System
- System Resources (including a full-speed USB port).

A common, versatile bus allows connection between I/O and the analog system.

Each CY8C20XX6A/S PSoC device includes a dedicated CapSense block that provides sensing and scanning control circuitry for capacitive sensing applications. Depending on the PSoC package, up to 36 GPIO are also included. The GPIO provides access to the MCU and analog mux.

#### **PSoC Core**

The PSoC Core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and IMO and ILO. The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a 4-MIPS, 8-bit Harvard-architecture microprocessor.

#### CapSense System

The analog system contains the capacitive sensing hardware. Several hardware algorithms are supported. This hardware performs capacitive sensing and scanning without requiring external components. The analog system is composed of the CapSense PSoC block and an internal 1 V or 1.2 V analog reference, which together support capacitive sensing of up to 33 inputs <sup>[2]</sup>. Capacitive sensing is configurable on each GPIO pin. Scanning of enabled CapSense pins are completed quickly and easily across multiple ports.

#### SmartSense

SmartSense is an innovative solution from Cypress that removes manual tuning of CapSense applications. This solution is easy to use and provides a robust noise immunity. It is the only auto-tuning solution that establishes, monitors, and maintains all required tuning parameters. SmartSense allows engineers to go from prototyping to mass production without re-tuning for manufacturing variations in PCB and/or overlay material properties.

#### SmartSense\_EMC

In addition to the SmartSense auto tuning algorithm to remove manual tuning of CapSense applications, SmartSense\_EMC user module incorporates a unique algorithm to improve robustness of capacitive sensing algorithm/circuit against high frequency conducted and radiated noise. Every electronic device must comply with specific limits for radiated and conducted external noise and these limits are specified by regulatory bodies (for example, FCC, CE, U/L and so on). A very good PCB layout design, power supply design and system design is a mandatory for a product to pass the conducted and radiated noise tests. An ideal PCB layout, power supply design or system design is not often possible because of cost and form factor limitations of the product. SmartSense\_EMC with superior noise immunity is well suited and handy for such applications to pass radiated and conducted noise test.

#### Figure 2. CapSense System Block Diagram



Note 2. 36 GPIOs = 33 pins for capacitive sensing + 2 pins for  $I^2C$  + 1 pin for modulator capacitor.



#### Analog Multiplexer System

The Analog Mux Bus can connect to every GPIO pin. Pins are connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with the CapSense block comparator.

Switch control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Complex capacitive sensing interfaces, such as sliders and touchpads.
- Chip-wide mux that allows analog input from any I/O pin.
- Crosspoint connection between any I/O pin combinations.

#### **Additional System Resources**

System resources provide additional capability, such as configurable USB and  $I^2C$  slave, SPI master/slave communication interface, three 16-bit programmable timers, and various system resets supported by the M8C.

These system resources provide additional capability useful to complete systems. Additional resources include low voltage detection and power on reset. The merits of each system resource are listed here:

- The I<sup>2</sup>C slave/SPI master-slave module provides 50/100/400 kHz communication over two wires. SPI communication over three or four wires runs at speeds of 46.9 kHz to 3 MHz (lower for a slower system clock).
- Low-voltage detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced power-on-reset (POR) circuit eliminates the need for a system supervisor.
- An internal reference provides an absolute reference for capacitive sensing.
- A register-controlled bypass mode allows the user to disable the LDO regulator.



## **Development Tools**

PSoC Designer<sup>™</sup> is the revolutionary integrated design environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
- Hardware and software I<sup>2</sup>C slaves and masters
- □ Full-speed USB 2.0
- □ Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

#### **PSoC Designer Software Subsystems**

#### Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this lets you to use more than 100 percent of PSoC's resources for an application.

#### Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

**Assemblers**. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

**C Language Compilers**. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also lets you to create a trace buffer of registers and memory locations of interest.

#### Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

#### In-Circuit Emulator

A low-cost, high-functionality in-circuit emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.



## Pinouts

The CY8C20XX6A/S PSoC device is available in a variety of packages, which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital I/O and connection to the common analog bus. However,  $V_{SS}$ ,  $V_{DD}$ , and XRES are not capable of Digital I/O.

## 16-pin QFN (10 Sensing Inputs)<sup>[3, 4]</sup>

#### Table 1. Pin Definitions – CY8C20236A, CY8C20246A, CY8C20246AS PSoC Device

on
on
)
L, SPI MOSI
0A, SPI CLK <sup>[6]</sup>
ck (EXTCLK)
reset with



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

Notes

3. 13 GPIOs = 10 pins for capacitive sensing + 2 pins for I2C + 1 pin for modulation capacitor.

4. No Center Pad.

No center Fac.
 No center Fac.
 No center Fac.
 On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

6. Alternate SPI clock.



## 32-pin QFN (25 Sensing Inputs) [22]

## Table 5. Pin Definitions – CY8C20436A, CY8C20446A, CY8C20446AS, CY8C20466A, CY8C20466AS<sup>[23]</sup>

Pin	Ту	ре	Namo	Description
No.	Digital	Analog	Name	Description
1	IOH	I	P0[1]	Integrating input
2	I/O	I	P2[7]	
3	I/O	I	P2[5]	Crystal output (XOut)
4	I/O	I	P2[3]	Crystal input (XIn)
5	I/O	I	P2[1]	
6	I/O	I	P3[3]	
7	I/O	I	P3[1]	
8	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS
9	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO
10	IOHR	I	P1[3]	SPI CLK.
11	IOHR	I	P1[1]	ISSP CLK <sup>[24]</sup> , I <sup>2</sup> C SCL, SPI MOSI.
12	Po	wer	V <sub>SS</sub>	Ground connection <sup>[26]</sup>
13	IOHR	I	P1[0]	ISSP DATA <sup>[24]</sup> , I <sup>2</sup> C SDA, SPI CLK <sup>[25]</sup>
14	IOHR	I	P1[2]	
15	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
16	IOHR	I	P1[6]	
17	Input		XRES	Active high external reset with internal pull-down
18	I/O	I	P3[0]	
19	I/O	I	P3[2]	
20	I/O	I	P2[0]	
21	I/O	I	P2[2]	
22	I/O	I	P2[4]	
23	I/O	I	P2[6]	
24	IOH	I	P0[0]	
25	IOH	I	P0[2]	
26	IOH	I	P0[4]	
27	IOH	I	P0[6]	
28	Po	wer	V <sub>DD</sub>	Supply voltage
29	IOH	I	P0[7]	
30	IOH	I	P0[5]	
31	IOH	I	P0[3]	Integrating input
32	Po	wer	V <sub>SS</sub>	Ground connection <sup>[26]</sup>
СР	Po	wer	V <sub>SS</sub>	Center pad must be connected to ground

## Figure 7. CY8C20436A, CY8C20446A, CY8C20446AS, CY8C20466A, CY8C20466AS



**LEGEND** A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

#### Notes

22. 28 GPIOs = 25 pins for capacitive sensing + 2 pins for I2C + 1 pin for modulation capacitor.

23. The center pad (CP) on the QFN package must be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.

24. On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

25. Alternate SPI clock.



[33, 34]



## 48-pin SSOP (31 Sensing Inputs) <sup>[32]</sup> Table 7. Pin Definitions – CY8C20536A, CY8C20546A, and CY8C20566A<sup>[33]</sup>

Pin No.	Digital	Analog	Name	Description		Figure	9. CY8	C20536/	A, CY8C20	546A	A, and CY8C20566A
1	IOH	1	P0[7]								
2	IOH	1	P0[5]					AI, P0[7]	2	48 47	VDD P0[6] , Al
3	IOH	1	P0[3]	Integrating Input				AI, P0[3]	3	46	P0[4] , Al P0[2] , Al
4	IOH	1	P0[1]	Integrating Input				AI, P2[7]	5	44	P0[0], AI
5	I/O	1	P2[7]				XTA	ALOUT, P2[5] <b>=</b> TALIN, P2[3] <b>=</b>	6 7	43 42	P2[6] , Al P2[4] , Al
6	I/O	1	P2[5]	XTAL Out				AI, P2[1]	8 9	41	P2[2], Al
7	I/O	1	P2[3]	XTAL In				NC=	10	39 <b>=</b>	P3[6], Al
8	I/O	1	P2[1]					AI, P4[3] AI, P4[1]	<sup>11</sup> <sup>12</sup> SSOP	38 <b>=</b> 37 <b>=</b>	P3[4] , Al P3[2] , Al
9			NC	No connection				NC	13 <b>330F</b>	36	P3[0], AI
10			NC	No connection				AI, P3[5]	15	34	NC
11	I/O	1	P4[3]					AI, P3[3]= AI, P3[1]=	16 17	33 32	NC NC
12	I/O	1	P4[1]					NC=	18	31	NC
13			NC	No connection			I2 C SCL, S	SPI SS, P1[7]	20	29	NC
14	I/O	1	P3[7]			[33]	I2 C SDA, SP S	I MISO, P1[5]= PI CLK, P1[3]=	21 22	28	P1[6], AI P1[4], EXT CLK
15	I/O	1	P3[5]			ISSP CLI	K, I2 C SCL, SP	I MOSI P1[1]	23	26	P1[2], AI [3
16	I/O	1	P3[3]					V35∎	24	25	P 1[0],155P DATA,12C 5DA,5PI CLK
17	I/O	1	P3[1]								
18			NC	No connection							
19			NC	No connection							
20	IOHR	1	P1[7]	I <sup>2</sup> C SCL, SPI SS							
21	IOHR	1	P1[5]	I <sup>2</sup> C SDA, SPI MISO							
22	IOHR	1	P1[3]	SPI CLK							
23	IOHR	1	P1[1]	ISSP CLK <sup>[33]</sup> , I <sup>2</sup> C SCL, SPI MOSI							
24			V <sub>SS</sub>	Ground Pin <sup>[35]</sup>							
25	IOHR	I	P1[0]	ISSP DATA <sup>[33]</sup> , I <sup>2</sup> C SDA, SPI CLK <sup>[34]</sup>							
26	IOHR	1	P1[2]								
27	IOHR	I	P1[4]	Optional external clock input (EXT CLK)							
28	IOHR	1	P1[6]								
29			NC	No connection							
30			NC	No connection							
31			NC	No connection							
32			NC	No connection	Pin No.	Digital	Analog	Name			Description
33			NC	No connection	41	I/O	I	P2[2]			
34			NC	No connection	42	I/O	Ι	P2[4]			
35			XRES	Active high external reset with internal pull-down	43	I/O	I	P2[6]			
36	I/O	I	P3[0]		44	IOH	I	P0[0]			
37	I/O	I	P3[2]		45	IOH	1	P0[2]			
38	I/O	1	P3[4]		46	IOH	I	P0[4]	VREF		
39	I/O	1	P3[6]		47	IOH	I	P0[6]			
40	I/O	1	P2[0]		48	Power		V <sub>DD</sub>	Power Pin		

LEGEND A = Analog, I = Input, O = Output, NC = No Connection, H = 5 mA High Output Drive, R = Regulated Output Option.

#### Notes

32.34 GPIOs = 31 pins for capacitive sensing + 2 pins for I2C + 1 pin for modulation capacitor.

33. On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

34. Alternate SPI clock.





## 48-pin QFN (33 Sensing Inputs) [36]

#### Table 8. Pin Definitions – CY8C20636A<sup>[37, 38]</sup>

Pin No.	Digital	Analog	Name	Description				
1		•	NC	No connection				
2	I/O		P2[7]		_			
3	I/O	I	P2[5]	Crystal output (XOut)	_			
4	I/O	I	P2[3]	Crystal input (XIn)	_			
5	I/O	I	P2[1]					
6	I/O	I	P4[3]					
7	I/O	I	P4[1]					
8	I/O	I	P3[7]					
9	I/O	I	P3[5]					
10	I/O	I	P3[3]					
11	I/O	I	P3[1]					
12	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS				
13	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO				
14		•	NC	No connection				
15			NC	No connection				
16	IOHR		P1[3]	SPI CLK				
17	IOHR	I	P1[1]	ISSP CLK <sup>[37]</sup> , I <sup>2</sup> C SCL, SPI MOSI				
18	Po	wer	V <sub>SS</sub>	Ground connection <sup>[40]</sup>				
19			DNU		_			
20			DNU		_			
21	Po	wer	V <sub>DD</sub>	Supply voltage	_			
22	IOHR	I	P1[0]	ISSP DATA <sup>[37]</sup> , I <sup>2</sup> C SDA, SPI CLK <sup>[39]</sup>				
23	IOHR	I	P1[2]					
24	IOHR	I	P1[4]	Optional external clock input (EXTCLK)				
25	IOHR	I	P1[6]					
26	In	put	XRES	Active high external reset with internal pull-down				
27	I/O	I	P3[0]					
28	I/O	I	P3[2]					
29	I/O	I	P3[4]		P N			
30	I/O	I	P3[6]		40			
31	I/O	I	P4[0]		41			
32	I/O	Ι	P4[2]		42			
33	I/O	I	P2[0]		43			
34	I/O	Ι	P2[2]		44			
35	I/O	I	P2[4]		45			
36	I/O	I	P2[6]		46			
37	IOH	I	P0[0]		47			
38	IOH	I	P0[2]		48			
39	IOH		P0[4]		C			

Figure	10	CVOCODESEA
rigure	10.	CT0C20030P



29	I/O	I	P3[4]		Pin No.	Digital	Analog	Name	Description
30	I/O	I	P3[6]		40	IOH	1	P0[6]	
31	I/O	I	P4[0]		41	Po	Power V <sub>DD</sub> Supply voltage		
32	I/O	I	P4[2]		42			NC	No connection
33	I/O	I	P2[0]		43			NC	No connection
34	I/O	I	P2[2]		44	IOH	1	P0[7]	
35	I/O	I	P2[4]		45	IOH	1	P0[5]	
36	I/O	I	P2[6]		46	IOH	1	P0[3]	Integrating input
37	IOH	I	P0[0]		47	Po	wer	V <sub>SS</sub>	Ground connection <sup>[40]</sup>
38	IOH	I	P0[2]		48	IOH	1	P0[1]	
39	IOH		P0[4]		CP	Po	wer	V <sub>SS</sub>	Center pad must be connected to ground
			1 1 0	<u> </u>		0 / / D /	<b>D D</b>	1110	

LEGEND A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

#### Notes

36.36 GPIOs = 33 pins for capacitive sensing + 2 pins for I2C + 1 pin for modulation capacitor.

37. On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

38. The center pad (CP) on the QFN package must be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal

39. Alternate SPI clock.

40. All VSS pins should be brought out to one common GND plane.



## 48-pin QFN (33 Sensing Inputs (With USB)) [41]

Table 9. Pin Definitions – CY8C20646A, CY8C20646AS, CY8C20666A, CY8C20666AS [42, 43]

Pin No.	Digital	Analog	Name	Description		Figure	911. CY	8C2064	6A, CY8C20646AS, CY8C20666A,
1			NC	No connection				•	1002000040
2	I/O	I	P2[7]						व व व व व व व व
3	I/O		P2[5]	Crystal output (XOut)					0(1) 8 8 6 6 7 10 13 13 0 14 9 6 7 10 12 13 0 14 9 6 7 10 12 13 0 14 9 7 10 12 13
4	I/O		P2[3]	Crystal input (XIn)				G	
5	I/O		P2[1]						<sup>8</sup> <sup>4</sup> <sup>4</sup> <sup>4</sup> <sup>4</sup> <sup>4</sup> <sup>4</sup> <sup>4</sup> <sup>4</sup> <sup>4</sup> <sup>6</sup> <sup>6</sup> <sup>6</sup> <sup>8</sup> <sup>6</sup> <sub>36</sub> <sub>■</sub> P2[6],Al
6	I/O	I	P4[3]				A	I , P2[7] 🗖 2	35 <b>=</b> P2[4] AI
7	I/O	I	P4[1]		1		AI, XOu	t, P2[5] 🗖 3	34 <b>⊏</b> P2[2] ,AI
8	I/O	I	P3[7]		1		AI, XIn	, P2[3] 🗖 4	33 <b>=</b> P2[0] AI
9	I/O	I	P3[5]		1		A	I, P2[1] <b>P</b> 5	32 <b>4</b> P4[2],Al
10	I/O	I	P3[3]		1		A	I, P4[3] P 0	
11	I/O	I	P3[1]				A	I, P3[7] = 8	( <b>100 View</b> ) 304 P3[0] Al
12	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS			A	I, P3[5] <b>=</b> 9	28 <b>-</b> P3[2],AI
13	IOHR	1	P1[5]	I <sup>2</sup> C SDA, SPI MISO	1		A	I, P3[3] 🗖 1	0 27 <b>-</b> P3[0], Al
14			NC	No connection	1			I, P3[1] <b>P</b> 1	
15			NC	No connection		AI, IZC	30L, 3PI 3	5, PI[/] 🗗 1	A 1 2 2 2 3 3 3 3 4 2 2 2 3 2 3 4 2 4 4 4 4
16	IOHR		P1[3]	SPI CLK					[[]]] [] [] [] [] [] [] [] [] [] [] [] [
17	IOHR	I	P1[1]	ISSP CLK <sup>[42]</sup> , I <sup>2</sup> C SCL, SPI MOSI					
18	Po	wer	V <sub>SS</sub>	Ground connection <sup>[45]</sup>					, Ali Ali Ali CLK
19	I/O		D+	USB D+					SPI MISC
20	I/O		D-	USB D-					SPI I SDA SDA
21	Po	wer	V <sub>DD</sub>	Supply voltage					
22	IOHR	I	P1[0]	ISSP DATA <sup>[42]</sup> , I <sup>2</sup> C SDA, SPI CLK <sup>[44]</sup>					I2C S CLK , I2 DATA,
23	IOHR	I	P1[2]						SS SS SS
24	IOHR	I	P1[4]	Optional external clock input (EXTCLK)					[42] All
25	IOHR		P1[6]						42, 2
26	In	put	XRES	Active high external reset with internal pull-down					
27	I/O		P3[0]						
28	I/O	I	P3[2]		1				
29	I/O	I	P3[4]		Pin No.	Digital	Analog	Name	Description
30	I/O	I	P3[6]		40	IOH		P0[6]	
31	I/O		P4[0]		41	Po	ower	V <sub>DD</sub>	Supply voltage
32	I/O		P4[2]		42			NC	No connection
33	I/O		P2[0]		43			NC	No connection
34	I/O		P2[2]		44	IOH	1	P0[7]	
35	I/O	Ι	P2[4]		45	IOH	1	P0[5]	
36	I/O	Ι	P2[6]		46	IOH	1	P0[3]	Integrating input
37	IOH	Ι	P0[0]		47	Pc	ower	V <sub>SS</sub>	Ground connection <sup>[45]</sup>
38	IOH	Ι	P0[2]		48	IOH	1	P0[1]	
39	IOH	Ι	P0[4]		CP	Pc	ower	V <sub>SS</sub>	Center pad must be connected to ground

**LEGEND** A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

Notes

41.38 GPIOs = 33 pins for capacitive sensing + 2 pins for I2C + 2 pins for USB + 1 pin for modulation capacitor.

42. On Power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for 512 sleep clock cycles and both the pins transition to High impedance state. On reset, after XRES de- asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and both the pins transition to High impedance state. On reset, after XRES de- asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and both the pins transition to High impedance state. In both cases, a pull-up resistance on these lines combines with the pull-down resistance (5.6K ohm) and form a potential divider. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues. 43. The center pad (CP) on the QFN package must be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.

44. Alternate SPI clock.



## **Comparator User Module Electrical Specifications**

Table 20 lists the guaranteed maximum and minimum specifications. Unless stated otherwise, the specifications are for the entire device voltage and temperature operating range: –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, 1.71 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V.

 Table 20. Comparator User Module Electrical Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
t <sub>COMP</sub>	Comparator response time	50 mV overdrive	-	70	100	ns
Offset		Valid from 0.2 V to $V_{DD} - 0.2 V$	-	2.5	30	mV
Current		Average DC current, 50 mV overdrive	-	20	80	μA
DODD	Supply voltage > 2 V	Power supply rejection ratio	-	80	-	dB
	Supply voltage < 2 V	Power supply rejection ratio	-	40	-	dB
Input range		_	0		1.5	V

#### ADC Electrical Specifications

#### Table 21. ADC User Module Electrical Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
Input		-				
V <sub>IN</sub>	Input voltage range	-	0	-	VREFADC	V
C <sub>IIN</sub>	Input capacitance	_	-	-	5	pF
R <sub>IN</sub>	Input resistance	Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution	1/(500fF × data clock)	1/(400fF × data clock)	1/(300fF × data clock)	Ω
Reference						
V <sub>REFADC</sub>	ADC reference voltage	-	1.14	-	1.26	V
Conversion Ra	ite					
F <sub>CLK</sub>	Data clock	Source is chip's internal main oscillator. See AC Chip-Level Specifications for accuracy	2.25	-	6	MHz
S8	8-bit sample rate	Data clock set to 6 MHz. sample rate = 0.001/ (2^Resolution/Data Clock)	-	23.43	-	ksps
S10	10-bit sample rate	Data clock set to 6 MHz. sample rate = 0.001/ (2 <sup>resolution/data clock</sup> )	-	5.85	-	ksps
DC Accuracy	•					
RES	Resolution	Can be set to 8-, 9-, or 10-bit	8	-	10	bits
DNL	Differential nonlinearity	_	–1	-	+2	LSB
INL	Integral nonlinearity	-	-2	-	+2	LSB
E	Offect arror	8-bit resolution	0	3.20	19.20	LSB
-OFFSET		10-bit resolution	0	12.80	76.80	LSB
E <sub>GAIN</sub>	Gain error	For any resolution	-5	-	+5	%FSR
Power						
I <sub>ADC</sub>	Operating current	-	-	2.10	2.60	mA
	Power supply rejection ratio	PSRR (V <sub>DD</sub> > 3.0 V)	-	24	-	dB
		PSRR (V <sub>DD</sub> < 3.0 V)	_	30	-	dB



## **AC GPIO Specifications**

Table 28 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

## Table 28. AC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Мах	Units
F		Normal strong mode Port 0, 1	0	-	6 MHz for 1.71 V <v<sub>DD &lt; 2.40 V</v<sub>	MHz
' GPIO			0	_	12 MHz for 2.40 V < V <sub>DD</sub> < 5.50 V	MHz
t <sub>RISE23</sub>	Rise time, strong mode, Cload = 50 pF Port 2 or 3 or 4 pins	V <sub>DD</sub> = 3.0 to 3.6 V, 10% to 90%	15	-	80	ns
t <sub>RISE23L</sub>	Rise time, strong mode low supply, Cload = 50 pF, Port 2 or 3 or 4 pins	V <sub>DD</sub> = 1.71 to 3.0 V, 10% to 90%	15	-	80	ns
t <sub>RISE01</sub>	Rise time, strong mode, Cload = 50 pF Ports 0 or 1	V <sub>DD</sub> = 3.0 to 3.6 V, 10% to 90% LDO enabled or disabled	10	-	50	ns
t <sub>RISE01L</sub>	Rise time, strong mode low supply, Cload = 50 pF, Ports 0 or 1	V <sub>DD</sub> = 1.71 to 3.0 V, 10% to 90% LDO enabled or disabled	10	-	80	ns
t <sub>FALL</sub>	Fall time, strong mode, Cload = 50 pF all ports	V <sub>DD</sub> = 3.0 to 3.6 V, 10% to 90%	10	-	50	ns
t <sub>FALLL</sub>	Fall time, strong mode low supply, Cload = 50 pF, all ports	V <sub>DD</sub> = 1.71 to 3.0 V, 10% to 90%	10	-	70	ns

## Figure 14. GPIO Timing Diagram





#### Table 29. AC Characteristics – USB Data Timings

Symbol	Description	Conditions	Min	Тур	Max	Units
t <sub>DRATE</sub>	Full speed data rate	Average bit rate	12 – 0.25%	12	12 + 0.25%	MHz
t <sub>JR1</sub>	Receiver jitter tolerance	To next transition	-18.5	_	18.5	ns
t <sub>JR2</sub>	Receiver jitter tolerance	To pair transition	-9.0	-	9	ns
t <sub>DJ1</sub>	FS Driver jitter	To next transition	-3.5	_	3.5	ns
t <sub>DJ2</sub>	FS Driver jitter	To pair transition	-4.0	-	4.0	ns
t <sub>FDEOP</sub>	Source jitter for differential transition	To SE0 transition	-2.0	-	5	ns
t <sub>FEOPT</sub>	Source SE0 interval of EOP	_	160.0	_	175	ns
t <sub>FEOPR</sub>	Receiver SE0 interval of EOP	_	82.0	_	-	ns
t <sub>FST</sub>	Width of SE0 interval during differential transition	-	_	_	14	ns

#### Table 30. AC Characteristics – USB Driver

Symbol	Description	Conditions	Min	Тур	Max	Units
t <sub>FR</sub>	Transition rise time	50 pF	4	-	20	ns
t <sub>FF</sub>	Transition fall time	50 pF	4	-	20	ns
t <sub>FRFM</sub> <sup>[70]</sup>	Rise/fall time matching	-	90	-	111	%
V <sub>CRS</sub>	Output signal crossover voltage	_	1.30	-	2.00	V

#### **AC Comparator Specifications**

Table 31 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

#### Table 31. AC Low Power Comparator Specifications

Symbol	Description	Description Conditions		Тур	Мах	Units
t <sub>LPC</sub>	Comparator response time, 50 mV overdrive	50 mV overdrive does not include offset voltage	-	_	100	ns

#### **AC External Clock Specifications**

Table 32 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

#### Table 32. AC External Clock Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
	Frequency (external oscillator frequency)	-	0.75	-	25.20	MHz
F <sub>OSCEXT</sub>	High period	_	20.60	-	5300	ns
	Low period	_	20.60	-	-	ns
	Power-up IMO to switch	_	150	-	-	μS

Note

70. T<sub>FRFM</sub> is not met under all conditions. There is a corner case at lower supply voltages, such as those under 3.3 V. This condition does not affect USB communications. Signal integrity tests show an excellent eye diagram at 3.15 V.



## Table 35. SPI Master AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>SCLK</sub>	SCLK clock frequency	V <sub>DD</sub> ≥ 2.4 V V <sub>DD</sub> < 2.4 V	_	-	6 3	MHz MHz
DC	SCLK duty cycle	_	_	50	-	%
t <sub>SETUP</sub>	MISO to SCLK setup time	$\begin{array}{l} V_{DD} \geq 2.4 \ V \\ V_{DD} < 2.4 \ V \end{array}$	60 100			ns ns
t <sub>HOLD</sub>	SCLK to MISO hold time	_	40	-	-	ns
t <sub>OUT_VAL</sub>	SCLK to MOSI valid time	_	_	-	40	ns
t <sub>OUT_H</sub>	MOSI high time	_	40	_	_	ns

Figure 17. SPI Master Mode 0 and 2



Figure 18. SPI Master Mode 1 and 3







## Figure 23. 32-pin QFN (5 × 5 × 0.55 mm) LQ32 3.5 × 3.5 E-Pad (Sawn) Package Outline, 001-42168

Figure 24. 48-pin SSOP (300 Mils) O483 Package Outline, 51-85061





## **Thermal Impedances**

## Table 37. Thermal Impedances per Package

Package	Typical θ <sub>JA</sub> <sup>[73]</sup>	Typical θ <sub>JC</sub>
16-pin QFN (No Center Pad)	33 °C/W	-
24-pin QFN <sup>[74]</sup>	21 °C/W	-
32-pin QFN <sup>[74]</sup>	20 °C/W	-
48-pin SSOP	69 °C/W	_
48-pin QFN (6 × 6 × 0.6 mm) <sup>[74]</sup>	25.20 °C/W	3.04 °C/W
48-pin QFN (7 × 7 × 1.0 mm) <sup>[74]</sup>	18 °C/W	-
30-ball WLCSP	54 °C/W	_

## **Capacitance on Crystal Pins**

## Table 38. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
32-pin QFN	3.2 pF
48-pin QFN	3.3 pF

#### **Solder Reflow Specifications**

Table 39 shows the solder reflow temperature limits that must not be exceeded.

#### Table 39. Solder Reflow Specifications

Package	Maximum Peak Temperature (T <sub>C</sub> )	Maximum Time above T <sub>C</sub> – 5 °C
16-pin QFN	260 °C	30 seconds
24-pin QFN	260 °C	30 seconds
32-pin QFN	260 °C	30 seconds
48-pin SSOP	260 °C	30 seconds
48-pin QFN (6 × 6 × 0.6 mm)	260 °C	30 seconds
48-pin QFN (7 × 7 × 1.0 mm)	260 °C	30 seconds
30-ball WLCSP	260 °C	30 seconds

Notes 73.  $T_J = T_A + Power \times \theta_{JA}$ . 74. To achieve the thermal impedance specified for the QFN package, the center thermal pad must be soldered to the PCB ground plane.



## **Ordering Information**

Table 41 lists the CY8C20XX6A/S PSoC devices' key package features and ordering codes.

#### Table 41. PSoC Device Key Features and Ordering Information

Package	Ordering Code	Flash (Bytes)	SRAM (Bytes)	CapSense Blocks	Digital I/O Pins	Analog Inputs <sup>[78]</sup>	XRES Pin	USB	ADC
16-pin (3 × 3 × 0.6 mm) QFN (no E-Pad)	CY8C20236A-24LKXI	8 K	1 K	1	13	13	Yes	No	Yes
16-pin (3 × 3 × 0.6 mm) QFN (no E-Pad) (Tape and Reel)	CY8C20236A-24LKXIT	8 K	1 K	1	13	13	Yes	No	Yes
16-pin (3 × 3 × 0.6 mm) QFN (no E-Pad)	CY8C20246A-24LKXI	16 K	2 K	1	13	13	Yes	No	Yes
16-pin (3 × 3 × 0.6 mm) QFN (no E-Pad)	CY8C20246AS-24LKXI	16 K	2 K	1	13	13	Yes	No	Yes
16-pin (3 × 3 × 0.6 mm) QFN (no E-Pad) (Tape and Reel)	CY8C20246A-24LKXIT	16 K	2 K	1	13	13	Yes	No	Yes
16-pin (3 × 3 × 0.6 mm) QFN (no E-Pad) (Tape and Reel)	CY8C20246AS-24LKXIT	16 K	2 K	1	13	13	Yes	No	Yes
24-pin (4 × 4 × 0.6 mm) QFN	CY8C20336A-24LQXI	8 K	1 K	1	20	20	Yes	No	Yes
24-pin (4 × 4 × 0.6 mm) QFN (Tape and Reel)	CY8C20336A-24LQXIT	8 K	1 K	1	20	20	Yes	No	Yes
24-pin (4 × 4 × 0.6 mm) QFN	CY8C20346A-24LQXI	16 K	2 K	1	20	20	Yes	No	Yes
24-pin (4 × 4 × 0.6 mm) QFN	CY8C20346AS-24LQXI	16 K	2 K	1	20	20	Yes	No	Yes
24-pin (4 × 4 × 0.6 mm) QFN (Tape and Reel)	CY8C20346A-24LQXIT	16 K	2 K	1	20	20	Yes	No	Yes
24-pin (4 × 4 × 0.6 mm) QFN (Tape and Reel)	CY8C20346AS-24LQXIT	16 K	2 K	1	20	20	Yes	No	Yes
24-pin (4 × 4 × 0.6 mm) QFN	CY8C20396A-24LQXI	16 K	2 K	1	19	19	Yes	Yes	Yes
24-pin (4 × 4 × 0.6 mm) QFN (Tape and Reel)	CY8C20396A-24LQXIT	16 K	2 K	1	19	19	Yes	Yes	Yes
32-pin (5 × 5 × 0.6 mm) QFN	CY8C20436A-24LQXI	8 K	1 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN (Tape and Reel)	CY8C20436A-24LQXIT	8 K	1 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN	CY8C20446A-24LQXI	16 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN	CY8C20446AS-24LQXI	16 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN (Tape and Reel)	CY8C20446A-24LQXIT	16 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN (Tape and Reel)	CY8C20446AS-24LQXIT	16 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN	CY8C20466A-24LQXI	32 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN	CY8C20466AS-24LQXI	32 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN (Tape and Reel)	CY8C20466A-24LQXIT	32 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN (Tape and Reel)	CY8C20466AS-24LQXIT	32 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN	CY8C20496A-24LQXI	16 K	2 K	1	25	25	Yes	Yes	Yes
32-pin (5 × 5 × 0.6 mm) QFN (Tape and Reel)	CY8C20496A-24LQXIT	16 K	2 K	1	25	25	Yes	Yes	Yes

Notes

T8. Dual-function Digital I/O Pins also connect to the common analog mux.
 79. Not Recommended for New Designs.



#### **Numeric Naming**

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.

## Glossary

Crosspoint connection	Connection between any GPIO combination via analog multiplexer bus.
Differential non-linearity	Ideally, any two adjacent digital codes correspond to output analog voltages that are exactly one LSB apart. Differential non-linearity is a measure of the worst case deviation from the ideal 1 LSB step.
Hold time	Hold time is the time following a clock event during which the data input to a latch or flip-flop must remain stable in order to guarantee that the latched data is correct.
l <sup>2</sup> C	It is a serial multi-master bus used to connect low speed peripherals to MCU.
Integral nonlinearity	It is a term describing the maximum deviation between the ideal output of a DAC/ADC and the actual output level.
Latch-up current	Current at which the latch-up test is conducted according to JESD78 standard (at 125 degree Celsius)
Power supply rejection ratio (PSRR)	The PSRR is defined as the ratio of the change in supply voltage to the corresponding change in output voltage of the device.
Scan	The conversion of all sensor capacitances to digital values.
Setup time	Period required to prepare a device, machine, process, or system for it to be ready to function.
Signal-to-noise ratio	The ratio between a capacitive finger signal and system noise.
SPI	Serial peripheral interface is a synchronous serial data link standard.



#### 3. DoubleTimer0 ISR

#### Problem Definition

When programmable timer 0 is used in "one-shot" mode by setting bit 1 of register 0,B0h (PT0\_CFG), and the timer interrupt is used to wake the device from sleep, the interrupt service routine (ISR) may be executed twice.

#### Parameters Affected

No datasheet parameters are affected.

#### Trigger Condition(S)

Triggered by enabling one-shot mode in the timer, and using the timer to wake from sleep mode.

#### Scope of Impact

The ISR may be executed twice.

#### Workaround

In the ISR, firmware should clear the one-shot bit with a statement such as "and reg[B0h], FDh"

#### Fix Status

Will not be fixed

## Changes

None

#### 4. Missed GPIO Interrupt

#### Problem Definition

When in sleep mode, if a GPIO interrupt happens simultaneously with a Timer0 or Sleep Timer interrupt, the GPIO interrupt may be missed, and the corresponding GPIO ISR not run.

#### Parameters Affected

No datasheet parameters are affected.

#### ■ Trigger Condition(S)

Triggered by enabling sleep mode, then having GPIO interrupt occur simultaneously with a Timer 0 or Sleep Timer interrupt.

#### Scope of Impact

The GPIO interrupt service routine will not be run.

#### Workaround

The system should be architected such that a missed GPIO interrupt may be detected. For example, if a GPIO is used to wake the system to perform some function, the system should detect if the function is not performed, and re-issue the GPIO interrupt.

Alternatively, if a GPIO interrupt is required to wake the system, then firmware should disable the Sleep Timer and Timer0.

Alternatively, the ISR's for Sleep Timer and Timer0 should manually check the state of the GPIO to determine if the host system has attempted to generate a GPIO interrupt.

#### Fix Status

Will not be fixed

#### Changes

None



## Document History Page (continued)

Document Title: CY8C20XX6A/S, 1.8 V Programmable CapSense <sup>®</sup> Controller with SmartSense™ Auto-tuning 1–33 Buttons 0–6 Sliders Document Number: 001-54459							
Revision	ECN	Orig. of Change	Submission Date	Description of Change			
*G	3247491	TTO/JPM/ ARVM/BVI	06/16/2011	Add 4 new parameters to Table 14 on page 22, and 2 new parameters to Table 15 on page 23. Changed Typ values for the following parameters: $I_{DD24}$ , $I_{DD12}$ , $I_{DD6}$ , $V_{OSLPC}$ . Added footnote # 49 and referred it to pin numbers 1, 14, 15, 42, and 43 under Table 10 on page 19. Added footnote # 53 and referred it to parameter $V_{IOZ}$ under Table 11 on page 20. Added "t <sub>JIT_IMO</sub> " parameter to Table 27 on page 28. Included footnote # 69 and added reference to t <sub>JIT_IMO</sub> specification under Table 27 on page 28. Updated Solder Reflow Specifications on page 38 as per specs 25-00090 and 25-00103. I <sub>SB0</sub> Max value changed from 0.5 µA to 1.1 µA in Table 13 on page 21. Added Table 26 on page 27. Updated part numbers for "SmartSense_EMC" enabled CapSense controller.			
*H	3367332	BTK / SSHH / JPM/TTO/ VMAD	09/09/2011	Added parameter " $t_{OS}$ " to Table 27 on page 28. Added parameter " $I_{SBI2C}$ " to Table 13 on page 21. Added Table 24 on page 27. Added Table 25 on page 27. Replaced text "Port 2 or 3 pins" with "Port 2 or 3 or 4 pins" in Table 14, Table 15, Table 16, and Table 28.			
*	3371807	MATT	09/30/2011	Updated Packaging Information (Updated the next revision package outline for Figure 21, Figure 24 and included a new package outline Figure 26). Updated Ordering Information (Added new part numbers CY8C20636A-24LQXI, CY8C20636A-24LQXIT, CY8C20646A-24LQXI, CY8C20646A-24LQXIT, CY8C20666A-24LQXI, CY8C20666A-24LQXIT, CY8C20666AS-24LQXI, CY8C20666AS-24LQXIT, CY8C20646AS-24LQXIT, CY8C20666AS-24LQXI, CY8C20666AS-24LQXIT, CY8C20646AS-24LQXI and CY8C20646AS-24LQXIT). Updated to new template.			
*J	3401666	MATT	10/11/2011	No technical updates.			
*K	3414479	KPOL	10/19/2011	Removed clock stretching feature on page 1. Removed I <sup>2</sup> C enhanced slave interface point from Additional System Resources.			
*L	3452591	BVI/UDYG	12/01/2011	Changed document title. Updated DC Chip-Level Specifications table. Updated Solder Reflow Specifications section. Updated Getting Started and Designing with PSoC Designer sections. Included Development Tools section. Updated Software under Development Tool Selection section.			
*M	3473330	ANBA	12/22/2011	Updated DC Chip-Level Specifications under Electrical Specifications (updated maximum value of $I_{SB0}$ parameter from 1.1 µA to 1.05 µA).			
*N	3587003	DST	04/16/2012	Added note for WLCSP package on page 1. Added Sensing inputs to pin table captions. Updated Conditions for DC Reference Buffer Specifications. Updated t <sub>JIT_IMO</sub> description in AC Chip-Level Specifications. Added note for t <sub>VDDWAIT</sub> , t <sub>VDDXRES</sub> , t <sub>ACQ</sub> , and t <sub>XRESINI</sub> specs. Removed WLCSP package outline.			
*0	3638569	BVI	06/06/2012	Updated $F_{SCLK}$ parameter in the Table 36, "SPI Slave AC Specifications," on page 34. Changed $t_{OUT\_HIGH}$ to $t_{OUT\_H}$ in Table 35, "SPI Master AC Specifications," on page 33. Updated package diagram 001-57280 to *C revision.			



## Document History Page (continued)

Document Title: CY8C20XX6A/S, 1.8 V Programmable CapSense <sup>®</sup> Controller with SmartSense™ Auto-tuning 1–33 Button 0–6 Sliders Document Number: 001-54459						
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
*P	3774062	UBU	10/11/2012	Updated Electrical Specifications: Updated AC Chip-Level Specifications: Updated Table 27: Changed minimum value of F <sub>32K1</sub> parameter from 19 kHz to 15 kHz. Updated Packaging Information: spec 001-09116 – Changed revision from *F to *G. spec 001-13937 – Changed revision from *D to *E. spec 51-85061 – Changed revision from *E to *F. spec 001-13191 – Changed revision from *F to *G. spec 001-57280 – Changed revision from *C to *D.		
^Q	3807186	PKS	15/11/2012	No content update; appended to EROS document.		
Ŕ	3830626	SRLI	01/03/2013	Updated Document Title to read as "CY8C20X8A/S, 1.8 V Programmable CapSense® Controller with SmartSense™ Auto-tuning 1–33 Buttons, 0–6 Sliders". Updated Features. Updated Features. Updated PSoC® Functional Overview: Replaced "CY8C20X36A/46A/66A/96A/46AS/66AS" with "CY8C20XX6A/S". Updated Getting Started: Replaced "CY8C20X36A/46A/66A/96A/46AS/66AS" with "CY8C20XX6A/S". Updated Pinouts: Updated Pinouts: Updated 16-pin QFN (10 Sensing Inputs)[3, 4]: Replaced "12 Sensing Inputs" with "10 Sensing Inputs" in heading, added Note 3 only. Updated 24-pin QFN (17 Sensing Inputs) [8]: Replaced "12 Sensing Inputs" with "17 Sensing Inputs" in heading, added Note 8 only. Updated 24-pin QFN (15 Sensing Inputs) [8]: Replaced "18 Sensing Inputs" with "15 Sensing Inputs" in heading, added Note 13 only. Updated 30-ball WLCSP (24 Sensing Inputs) [18]: Replaced "26 Sensing Inputs" with "25 Sensing Inputs" in heading, added Note 18 only. Updated 32-pin QFN (25 Sensing Inputs) [22]: Replaced "27 Sensing Inputs" with "25 Sensing Inputs" in heading, added Note 22 only. Updated 32-pin QFN (22 Sensing Inputs) [22]: Replaced "27 Sensing Inputs" with "22 Sensing Inputs" in heading, added Note 27 only. Updated 48-pin SSOP (31 Sensing Inputs) [32]: Replaced "35 Sensing Inputs" with "31 Sensing Inputs" in heading, added Note 32 only. Updated 48-pin QFN (33 Sensing Inputs) [36]: Replaced "35 Sensing Inputs" with "33 Sensing Inputs" in heading, added Note 36 only. Updated 48-pin QFN (33 Sensing Inputs) [36]: Replaced "35 Sensing Inputs" with "33 Sensing Inputs" in heading, added Note 36 only. Updated 48-pin QFN (OCD) (33 Sensing Inputs) [46]: Added "33 Sensing Inputs" with "33 Sensing Inputs" in heading, added Note 41 only. Updated 48-pin QFN (OCD) (33 Sensing Inputs) [46]: Added "33 Sensing Inputs" in heading, added Note 46 only. Updated Packaging Information: spec 001-427680 – Changed revision from *D to *E. spec 001-57280 – Changed revision from *D to *E.		
*S	3997568	BVI	05/11/2013	Added Errata.		
*T	4044148	BVI	06/28/2013	Added Errata Footnotes. Updated Packaging Information: spec 001-09116 – Changed revision from *G to *H. Updated to new template.		



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

PSoC<sup>®</sup>Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Forums | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

© Cypress Semiconductor Corporation, 2009-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infinged by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

#### Document Number: 001-54459 Rev. \*X

#### Revised August 8, 2016

Page 53 of 53

Purchase of I<sup>2</sup>C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors.