

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

| Product Status | Obsolete |
|----------------------------|--|
| Core Processor | C166SV2 |
| Core Size | 16-Bit |
| Speed | 40MHz |
| Connectivity | SPI, UART/USART |
| Peripherals | PWM, WDT |
| Number of I/O | 47 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 8K × 8 |
| Voltage - Supply (Vcc/Vdd) | 2.35V ~ 2.7V |
| Data Converters | A/D 14x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-LQFP |
| Supplier Device Package | PG-LQFP-64-4 |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/saf-xc164tm-16f40f-ba |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Edition 2007-03 Published by Infineon Technologies AG 81726 Munich, Germany © 2007 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

XC164TM

16-Bit Single-Chip Microcontroller with C166SV2 Core

Microcontrollers



Never stop thinking



| XC164TM Revision H | (C164TM Revision History: V1.2, 2007-03 | | | | |
|---|--|--|--|--|--|
| Previous Ve V1.1, 2006- V1.0, 2005- | ersion(s): -08 -11 | | | | |
| Page | Subjects (major changes since last revision) | | | | |
| 6 | Design steps of the derivatives differentiated. | | | | |
| 49 | Power consumption of the derivatives differentiated. | | | | |
| 50 | Figure 9 adapted. | | | | |
| 51 | Figure 11 adapted. | | | | |
| 61 | Packages of the derivatives differentiated. | | | | |
| 62 | Thermal resistances of the derivatives differentiated. | | | | |
| all | "Preliminary" removed | | | | |

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com



16-Bit Single-Chip Microcontroller with C166SV2 Core XC166 Family

XC164TM

1 Summary of Features

For a quick overview or reference, the XC164TM's properties are listed here in a condensed way.

- High Performance 16-bit CPU with 5-Stage Pipeline
 - 25 ns Instruction Cycle Time at 40 MHz CPU Clock (Single-Cycle Execution)
 - 1-Cycle Multiplication (16 × 16 bit), Background Division (32 / 16 bit) in 21 Cycles
 - 1-Cycle Multiply-and-Accumulate (MAC) Instructions
 - Enhanced Boolean Bit Manipulation Facilities
 - Zero-Cycle Jump Execution
 - Additional Instructions to Support HLL and Operating Systems
 - Register-Based Design with Multiple Variable Register Banks
 - Fast Context Switching Support with Two Additional Local Register Banks
 - 16 Mbytes Total Linear Address Space for Code and Data
 - 1024 Bytes On-Chip Special Function Register Area (C166 Family Compatible)
- 16-Priority-Level Interrupt System with up to 63 Sources, Sample-Rate down to 50 ns
- 8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via Peripheral Event Controller (PEC), 24-Bit Pointers Cover Total Address Space
- Clock Generation via on-chip PLL (factors 1:0.15 ... 1:10), or
 - via Prescaler (factors 1:1 ... 60:1)
- On-Chip Memory Modules
 - 2 Kbytes On-Chip Dual-Port RAM (DPRAM)
 - 0/2/4 Kbytes¹⁾ On-Chip Data SRAM (DSRAM)
 - 2 Kbytes On-Chip Program/Data SRAM (PSRAM)
 - 32/64/128¹⁾ Kbytes On-Chip Program Memory (Flash Memory)
- On-Chip Peripheral Modules
 - 14-Channel A/D Converter with Programmable Resolution (10-bit or 8-bit) and Conversion Time (down to 2.55 μs or 2.15 μs)
 - 16-Channel General Purpose Capture/Compare Unit (CAPCOM2)
 - Multi-Functional General Purpose Timer Unit with 5 Timers
 - Two Synchronous/Asynchronous Serial Channels (USARTs)
 - Two High-Speed-Synchronous Serial Channels
 - On-Chip Real Time Clock, Driven by the Main Oscillator
- Idle, Sleep, and Power Down Modes with Flexible Power Management
- Programmable Watchdog Timer and Oscillator Watchdog

¹⁾ Depends on the respective derivative. See Table 1 "XC164TM Derivative Synopsis" on Page 6.



General Device Information

| Pin Definitions and Functions (cont'd) | | | |
|--|---|--|--|
| Pin Num. | Input Outp. | Function | |
| 9-18, 21-24 | 1 | Port 5 is a 14-bit input-only port. The pins of Port 5 also serve as analog input channels for the A/D converter, or they serve as timer inputs: | |
| 9 10 11 | | AN0 AN1 AN2 | |
| 12 13 14 | | AN3 AN4 AN5 | |
| 15 16 17 | 1 | AN10 (T6EUD): GPT2 Timer T6 Ext. Up/Down Ctrl. Inp. AN11 (T5EUD): GPT2 Timer T5 Ext. Up/Down Ctrl. Inp. AN6 | |
| 18 21 22 23 | | AN7 AN12 (T6IN): GPT2 Timer T6 Count/Gate Input AN13 (T5IN): GPT2 Timer T5 Count/Gate Input AN14 (T4EUD): GPT1 Timer T4 Ext. Up/Down Ctrl. Inp. | |
| 24 62 | 1 | AN15 (T2EUD): GPT1 Timer T2 Ext. Up/Down Ctrl. Inp. <u>Test-System Reset Input.</u> For normal system operation, pin TRST should be held low. A high level at this pin at the rising edge of RSTIN enables the hardware configuration and activates the XC164TM's debug system. In this case, pin | |
| | Pir Pin Num. 9-18, 21-24 9 10 11 12 13 14 15 16 17 18 21 22 23 24 62 | Pin Input Outp. 9-18, 21-24 I 9 I 10 I 11 I 12 I 13 I 14 I 15 I 16 I 17 I 18 I 21 I 23 I 24 I 62 I | |



example, shift and rotate instructions are always processed during one machine cycle independent of the number of bits to be shifted. Also multiplication and most MAC instructions execute in one single cycle. All multiple-cycle instructions have been optimized so that they can be executed very fast as well: for example, a 32-/16-bit division is started within 4 cycles, while the remaining 15 cycles are executed in the background. Another pipeline optimization, the branch target prediction, allows eliminating the execution time of branch instructions if the prediction was correct.

The CPU has a register context consisting of up to three register banks with 16 word wide GPRs each at its disposal. One of these register banks is physically allocated within the on-chip DPRAM area. A Context Pointer (CP) register determines the base address of the active register bank to be accessed by the CPU at any time. The number of register banks is only restricted by the available internal RAM space. For easy parameter passing, a register bank may overlap others.

A system stack of up to 32 Kwords is provided as a storage for temporary data. The system stack can be allocated to any location within the address space (preferably in the on-chip RAM area), and it is accessed by the CPU via the stack pointer (SP) register. Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer value upon each stack access for the detection of a stack overflow or underflow.

The high performance offered by the hardware implementation of the CPU can efficiently be utilized by a programmer via the highly efficient XC164TM instruction set which includes the following instruction classes:

- Standard Arithmetic Instructions
- DSP-Oriented Arithmetic Instructions
- Logical Instructions
- Boolean Bit Manipulation Instructions
- Compare and Loop Control Instructions
- Shift and Rotate Instructions
- Prioritize Instruction
- Data Movement Instructions
- System Stack Instructions
- Jump and Call Instructions
- Return Instructions
- System Control Instructions
- Miscellaneous Instructions

The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes and words. A variety of direct, indirect or immediate addressing modes are provided to specify the required operands.



3.3 Interrupt System

With an interrupt response time of typically 8 CPU clocks (in case of internal program execution), the XC164TM is capable of reacting very fast to the occurrence of non-deterministic events.

The architecture of the XC164TM supports several mechanisms for fast and flexible response to service requests that can be generated from various sources internal or external to the microcontroller. Any of these interrupt requests can be programmed to being serviced by the Interrupt Controller or by the Peripheral Event Controller (PEC).

In contrast to a standard interrupt service where the current program execution is suspended and a branch to the interrupt vector table is performed, just one cycle is 'stolen' from the current CPU activity to perform a PEC service. A PEC service implies a single byte or word data transfer between any two memory locations with an additional increment of either the PEC source, or the destination pointer, or both. An individual PEC transfer counter is implicitly decremented for each PEC service except when performing in the continuous transfer mode. When this counter reaches zero, a standard interrupt is performed to the corresponding source related vector location. PEC services are very well suited, for example, for supporting the transmission or reception of blocks of data. The XC164TM has 8 PEC channels each of which offers such fast interrupt-driven data transfer capabilities.

A separate control register which contains an interrupt request flag, an interrupt enable flag and an interrupt priority bit field exists for each of the possible interrupt nodes. Via its related register, each node can be programmed to one of sixteen interrupt priority levels. Once having been accepted by the CPU, an interrupt service can only be interrupted by a higher prioritized service request. For the standard interrupt processing, each of the possible interrupt nodes has a dedicated vector location.

Fast external interrupt inputs are provided to service external interrupts with high precision requirements. These fast interrupt inputs feature programmable edge detection (rising edge, falling edge, or both edges).

Software interrupts are supported by means of the 'TRAP' instruction in combination with an individual trap (interrupt) number.

Table 4 shows all of the possible XC164TM interrupt sources and the corresponding hardware-related interrupt flags, vectors, vector locations and trap (interrupt) numbers.

Note: Interrupt nodes which are not assigned to peripherals (unassigned nodes), may be used to generate software controlled interrupt requests by setting the respective interrupt request bit (xIR).



The XC164TM also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so-called 'Hardware Traps'. Hardware traps cause immediate non-maskable system reaction which is similar to a standard interrupt service (branching to a dedicated vector table location). The occurrence of a hardware trap is additionally signified by an individual bit in the trap flag register (TFR). Except when another higher prioritized trap service is in progress, a hardware trap will interrupt any actual program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.

Table 5 shows all of the possible exceptions or error conditions that can arise during runtime:

| Exception Condition | Tran | Tran | Vector | Tran | Tran |
|---------------------------------|---------|----------|--------------------------------------|---|----------|
| | Flag | Vector | Location ¹⁾ | Number | Priority |
| Reset Functions: | _ | | | | |
| Hardware Reset | | RESET | xx'0000 _H | 00 _H | III |
| Software Reset | | RESET | xx'0000 _H | 00 _H | 111 |
| W-dog Timer Overflow | | RESET | xx'0000 _H | 00 _H | III |
| Class A Hardware Traps: | | | | | |
| • Non-Maskable Interrupt | NMI | NMITRAP | xx'0008 _H | 02 _H | II |
| Stack Overflow | STKOF | STOTRAP | xx'0010 _H | 04 _H | II |
| Stack Underflow | STKUF | STUTRAP | xx'0018 _H | 06 _H | II |
| Software Break | SOFTBRK | SBRKTRAP | xx'0020 _H | 08 _H | II |
| Class B Hardware Traps: | | | | | |
| Undefined Opcode | UNDOPC | BTRAP | xx'0028 _H | 0A _H | 1 |
| PMI Access Error | PACER | BTRAP | xx'0028 _H | 0A _H | 1 |
| Protected Instruction Fault | PRTFLT | BTRAP | xx'0028 _H | 0A _H | I |
| Illegal Word Operand | ILLOPA | BTRAP | xx'0028 ₁₁ | 0A⊔ | 1 |
| Access | | | | | |
| Reserved | - | - | [2C _H - 3C _H] | [0B _H - 0F _H] | _ |
| Software Traps | _ | _ | Any | Any | Current |
| TRAP Instruction | | | [xx'0000 _H - | [00 _H - | CPU |
| | | | xx'01FC _H] | 7F _H] | Priority |
| | | | in steps of | | |
| | | | 4 _H | | |

Table 5Hardware Trap Summary

1) Register VECSEG defines the segment where the vector table is located to.

Bitfield VECSC in register CPUCON1 defines the distance between two adjacent vectors. This table represents the default setting, with a distance of 4 (two words) between two vectors.



register in response to an external event at the port pin which is associated with this register. In addition, a specific interrupt request for this capture/compare register is generated. Either a positive, a negative, or both a positive and a negative external signal transition at the pin can be selected as the triggering event.

The contents of all registers which have been selected for one of the five compare modes are continuously compared with the contents of the allocated timers.

When a match occurs between the timer value and the value in a capture/compare register, specific actions will be taken based on the selected compare mode.



3.11 Watchdog Timer

The Watchdog Timer represents one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time.

The Watchdog Timer is always enabled after a reset of the chip, and can be disabled until the EINIT instruction has been executed (compatible mode), or it can be disabled and enabled at any time by executing instructions DISWDT and ENWDT (enhanced mode). Thus, the chip's start-up procedure is always monitored. The software has to be designed to restart the Watchdog Timer before it overflows. If, due to hardware or software related failures, the software fails to do so, the Watchdog Timer overflows and generates an internal hardware reset.

The Watchdog Timer is a 16-bit timer, clocked with the system clock divided by 2/4/128/256. The high byte of the Watchdog Timer register can be set to a prespecified reload value (stored in WDTREL) in order to allow further variation of the monitored time interval. Each time it is serviced by the application software, the high byte of the Watchdog Timer is reloaded and the low byte is cleared. Thus, time intervals between 13 µs and 419 ms can be monitored (@ 40 MHz).

The default Watchdog Timer interval after reset is 3.28 ms (@ 40 MHz).



3.12 Clock Generation

The Clock Generation Unit uses a programmable on-chip PLL with multiple prescalers to generate the clock signals for the XC164TM with high flexibility. The master clock f_{MC} is the reference clock signal and is output to the external system. The CPU clock f_{CPU} and the system clock f_{SYS} are derived from the master clock either directly (1:1) or via a 2:1 prescaler ($f_{SYS} = f_{CPU} = f_{MC} / 2$). See also Section 4.4.1.

The on-chip oscillator can drive an external crystal or accepts an external clock signal. The oscillator clock frequency can be multiplied by the on-chip PLL (by a programmable factor) or can be divided by a programmable prescaler factor.

If the bypass mode is used (direct drive or prescaler) the PLL can deliver an independent clock to monitor the clock signal generated by the on-chip oscillator. This PLL clock is independent from the XTAL1 clock. When the expected oscillator clock transitions are missing the Oscillator Watchdog (OWD) activates the PLL Unlock/OWD interrupt node and supplies the CPU with an emergency clock, the PLL clock signal. Under these circumstances the PLL will oscillate with its basic frequency.

The oscillator watchdog can be disabled by switching the PLL off. This reduces power consumption, but also no interrupt request will be generated in case of a missing oscillator clock.



3.13 Parallel Ports

The XC164TM provides up to 47 I/O lines which are organized into three input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit-wise) programmable as inputs or outputs via direction registers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs. The output drivers of some I/O ports can be configured (pin by pin) for push/pull operation or open-drain operation via control registers. During the internal reset, all port pins are configured as inputs.

The edge characteristics (shape) and driver characteristics (output current) of the port drivers can be selected via registers POCONx.

The input threshold of some ports is selectable (TTL or CMOS like), where the special CMOS like input threshold reduces noise sensitivity due to the input hysteresis. The input threshold may be selected individually for each byte of the respective ports.

All port lines have programmable alternate input or output functions associated with them. All port lines that are not used for these alternate functions may be used as general purpose IO lines.

| Port | Control | Alternate Functions |
|--------|--|--|
| PORT1 | Pad drivers | Capture inputs or compare outputs, Serial interface lines |
| Port 3 | Pad drivers, Open drain, Input threshold | Timer control signals, serial interface lines, System clock output CLKOUT (or FOUT) |
| Port 5 | - | Analog input channels to the A/D converter, Timer control signals |
| Port 9 | Pad drivers, Open drain, Input threshold | Capture inputs or compare outputs |

Table 7Summary of the XC164TM's Parallel Ports



3.14 **Power Management**

The XC164TM provides several means to control the power it consumes either at a given time or averaged over a certain timespan. Three mechanisms can be used (partly in parallel):

• **Power Saving Modes** switch the XC164TM into a special operating mode (control via instructions).

Idle Mode stops the CPU while the peripherals can continue to operate.

Sleep Mode and Power Down Mode stop all clock signals and all operation (RTC may optionally continue running). Sleep Mode can be terminated by external interrupt signals.

• Clock Generation Management controls the distribution and the frequency of internal and external clock signals. While the clock signals for currently inactive parts of logic are disabled automatically, the user can reduce the XC164TM's CPU clock frequency which drastically reduces the consumed power.

External circuitry can be controlled via the programmable frequency output FOUT.

• **Peripheral Management** permits temporary disabling of peripheral modules (control via register SYSCON3). Each peripheral can separately be disabled/enabled.

The on-chip RTC supports intermittent operation of the XC164TM by generating cyclic wake-up signals. This offers full performance to quickly react on action requests while the intermittent sleep phases greatly reduce the average power consumption of the system.



Operating Conditions

The following operating conditions must not be exceeded to ensure correct operation of the XC164TM. All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

| Parameter | Symbol | Limit Values | | Unit | Notes |
|---|---------------------|--------------|------------------------|------|--|
| | | Min. | Max. | | |
| Digital supply voltage for the core | V _{DDI} | 2.35 | 2.7 | V | Active mode, $f_{CPU} = f_{CPUmax}^{1}$ |
| Digital supply voltage for IO pads | V _{DDP} | 4.4 | 5.5 | V | Active mode ²⁾³⁾ |
| Supply Voltage Difference | $\Delta V_{\rm DD}$ | -0.5 | - | V | $V_{\rm DDP}$ - $V_{\rm DDI}^{4)}$ |
| Digital ground voltage | V _{SS} | 0 | | V | Reference voltage |
| Overload current | I _{OV} | -5 | 5 | mA | Per IO pin ⁵⁾⁶⁾ |
| | | -2 | 5 | mA | Per analog input pin ⁵⁾⁶⁾ |
| Overload current coupling | K _{OVA} | - | 1.0 × 10 ⁻⁴ | - | <i>I</i> _{OV} > 0 |
| factor for analog inputs ⁷ | | - | 1.5 × 10 ⁻³ | _ | <i>I</i> _{OV} < 0 |
| Overload current coupling | K _{OVD} | - | 5.0 × 10 ⁻³ | - | <i>I</i> _{OV} > 0 |
| factor for digital I/O pins ⁽⁾ | | - | 1.0 × 10 ⁻² | - | <i>I</i> _{OV} < 0 |
| Absolute sum of overload currents | $\Sigma I_{OV} $ | - | 50 | mA | 6) |
| External Load Capacitance | CL | - | 50 | pF | Pin drivers in default mode ⁸⁾ |
| Ambient temperature | T _A | 0 | 70 | °C | SAB-XC164 |
| | | -40 | 85 | °C | SAF-XC164 |
| | | -40 | 125 | °C | SAK-XC164 |

Table 10 Operating Condition Parameters

1) f_{CPUmax} = 40 MHz for devices marked ... 40F, f_{CPUmax} = 20 MHz for devices marked ... 20F.

2) External circuitry must guarantee low-level at the RSTIN pin at least until both power supply voltages have reached the operating range.

³⁾ The specified voltage range is allowed for operation. The range limits may be reached under extreme operating conditions. However, specified parameters, such as leakage currents, refer to the standard operating voltage range of V_{DDP} = 4.75 V to 5.25 V.

⁴⁾ This limitation must be fulfilled under all operating conditions including power-ramp-up, power-ramp-down, and power-save modes.



| Parameter | Symbol | | Limit Values | | Unit | Test Condition |
|--|-----------------|----|--------------|------|------|--------------------------|
| | | | Min. | Max. | | |
| XTAL1 input current | $I_{\rm IL}$ | CC | _ | ±20 | μA | $0 V < V_{IN} < V_{DDI}$ |
| Pin capacitance ¹²⁾ (digital inputs/outputs) | C _{IO} | CC | - | 10 | pF | - |

Table 11 DC Characteristics (Operating Conditions apply)¹⁾ (cont'd)

1) Keeping signal levels within the limits specified in this table, ensures operation without overload conditions. For signal levels outside these specifications, also refer to the specification of the overload current I_{OV} .

- 2) If XTAL1 is driven by a crystal, reaching an amplitude (peak to peak) of $0.4 \times V_{DDI}$ is sufficient.
- 3) This parameter is tested for P3, P9.

4) The maximum deliverable output current of a port driver depends on the selected output driver mode, see Table 12, Current Limits for Port Output Drivers. The limit for pin groups must be respected.

- 5) As a rule, with decreasing output current the output levels approach the respective supply level ($V_{OL} \rightarrow V_{SS}$, $V_{OH} \rightarrow V_{DDP}$). However, only the levels for nominal output currents are guaranteed.
- 6) This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.
- 7) An additional error current (I_{INJ}) will flow if an overload current flows through an adjacent pin. Please refer to the definition of the overload coupling factor K_{OV} .
- The driver of P3.15 is designed for faster switching, because this pin can deliver the system clock (CLKOUT). The maximum leakage current for P3.15 is, therefore, increased to 1 μA.
- 9) During a hardware reset this specification is valid for configuration on P1H.4, P1H.5, P9.4 and P9.5. After a hardware reset this specification is valid for NMI.
- 10) The maximum current may be drawn while the respective signal line remains inactive.
- 11) The minimum current must be drawn to drive the respective signal line active.
- 12) Not subject to production test verified by design/characterization.

| Port Output Driver Mode | Maximum Output Current $(I_{OLmax}, -I_{OHmax})^{1)}$ | Nominal Output Current (I _{OLnom} , -I _{OHnom}) | |
|----------------------------|---|---|--|
| Strong driver | 10 mA | 2.5 mA | |
| Medium driver | 4.0 mA | 1.0 mA | |
| Weak driver | 0.5 mA | 0.1 mA | |

Table 12 Current Limits for Port Output Drivers

 An output current above |I_{OXnom}| may be drawn from up to three pins at the same time. For any group of 16 neighboring port output pins the total output current in each direction (ΣI_{OL} and Σ-I_{OH}) must remain below 50 mA.





Figure 10 Sleep and Power Down Supply Current due to RTC and Oscillator Running, as a Function of Oscillator Frequency



Figure 11 Sleep and Power Down Leakage Supply Current as a Function of Temperature



Sample time and conversion time of the XC164TM's A/D Converter are programmable. In compatibility mode, the above timing can be calculated using **Table 15**. The limit values for f_{BC} must not be exceeded when selecting ADCTC.

| ADCON.15 14 (ADCTC) | A/D Converter Basic Clock $f_{\rm BC}$ | ADCON.13 12 (ADSTC) | Sample Time <i>t</i> _S |
|------------------------|---|------------------------|--------------------------------------|
| 00 | <i>f</i> _{SYS} / 4 | 00 | $t_{\rm BC} 	imes 8$ |
| 01 | f _{SYS} / 2 | 01 | $t_{\rm BC} 	imes 16$ |
| 10 | <i>f</i> _{SYS} / 16 | 10 | $t_{\rm BC} \times 32$ |
| 11 | f _{SYS} / 8 | 11 | $t_{\rm BC} \times 64$ |

 Table 15
 A/D Converter Computation Table¹⁾

1) These selections are available in compatibility mode. An improved mechanism to control the ADC input clock can be selected.

Converter Timing Example:

| Assumptions: | $f_{\sf SYS}$ | = 40 MHz (i.e. <i>t</i> _{SYS} = 25 ns), ADCTC = '01', ADSTC = '00' |
|-------------------|-------------------|---|
| Basic clock | $f_{\rm BC}$ | = f _{SYS} / 2 = 20 MHz, i.e. t _{BC} = 50 ns |
| Sample time | t _S | = $t_{\rm BC} \times 8$ = 400 ns |
| Conversion 10-b | oit: | |
| With post-calibr. | t _{C10P} | = $52 \times t_{\rm BC}$ + $t_{\rm S}$ + $6 \times t_{\rm SYS}$ = (2600 + 400 + 150) ns = 3.15 µs |
| Post-calibr. off | t _{C10} | = $40 \times t_{BC}$ + t_{S} + $6 \times t_{SYS}$ = (2000 + 400 + 150) ns = 2.55 µs |
| Conversion 8-bi | t: | |
| With post-calibr. | t _{C8P} | = $44 \times t_{BC} + t_{S} + 6 \times t_{SYS}$ = (2200 + 400 + 150) ns = 2.75 µs |
| Post-calibr. off | t _{C8} | = $32 \times t_{\rm BC}$ + $t_{\rm S}$ + $6 \times t_{\rm SYS}$ = (1600 + 400 + 150) ns = 2.15 µs |
| | | |



4.4 AC Parameters

These parameters describe the dynamic behavior of the XC164TM.

4.4.1 Definition of Internal Timing

The internal operation of the XC164TM is controlled by the internal master clock f_{MC} .

The master clock signal $f_{\rm MC}$ can be generated from the oscillator clock signal $f_{\rm OSC}$ via different mechanisms. The duration of master clock periods (TCMs) and their variation (and also the derived external timing) depend on the used mechanism to generate $f_{\rm MC}$. This influence must be regarded when calculating the timings for the XC164TM.



Figure 13 Generation Mechanisms for the Master Clock

Note: The example for PLL operation shown in **Figure 13** refers to a PLL factor of 1:4, the example for prescaler operation refers to a divider factor of 2:1.



Different frequency bands can be selected for the VCO, so the operation of the PLL can be adjusted to a wide range of input and output frequencies:

| Table 16 | VCO Bands for PLL Operation ¹⁾ |
|----------|---|
|----------|---|

| PLLCON.PLLVB | VCO Frequency Range | Base Frequency Range |
|--------------|---------------------|----------------------|
| 00 | 100 150 MHz | 20 80 MHz |
| 01 | 150 200 MHz | 40 130 MHz |
| 10 | 200 250 MHz | 60 180 MHz |
| 11 | Reserved | <u>.</u> |

1) Not subject to production test - verified by design/characterization.



4.4.2 On-chip Flash Operation

The XC164TM's Flash module delivers data within a fixed access time (see Table 17).

Accesses to the Flash module are controlled by the PMI and take 1+WS clock cycles, where WS is the number of Flash access waitstates selected via bitfield WSFLASH in register IMBCTRL. The resulting duration of the access phase must cover the access time t_{ACC} of the Flash array. The required Flash waitstates depend on the actual system frequency.

The Flash access waitstates only affect non-sequential accesses. Due to prefetching mechanisms, the performance for sequential accesses (depending on the software structure) is only partially influenced by waitstates.

In typical applications, eliminating one waitstate increases the average performance by $5\% \dots 15\%$.

| Parameter | Symbol | | Limit Values | | | Unit |
|-------------------------------------|-------------------------|----|--------------|-------------------|------------------|------|
| | | | Min. | Тур. | Max. | |
| Flash module access time | <i>t</i> _{ACC} | CC | - | - | 50 ¹⁾ | ns |
| Programming time per 128-byte block | t _{PR} | CC | _ | 2 ²⁾ | 5 | ms |
| Erase time per sector | t _{ER} | CC | _ | 200 ²⁾ | 500 | ms |

| Table 17 Flash C | Characteristics (O | Operating Condi | tions apply) |
|------------------|--------------------|-----------------|--------------|
|------------------|--------------------|-----------------|--------------|

1) The actual access time is influenced by the system frequency, see Table 18.

2) Programming and erase time depends on the system frequency. Typical values are valid for 40 MHz.

Example: For an operating frequency of 40 MHz (clock cycle = 25 ns), the Flash accesses must be executed with 1 waitstate: $((1+1) \times 25 \text{ ns}) \ge 50 \text{ ns}$.

 Table 18 indicates the interrelation of waitstates and system frequency.

Table 18Flash Access Waitstates

| Required Waitstates | Frequency Range |
|-----------------------------------|---------------------------------|
| 0 WS (WSFLASH = 00 _B) | $f_{CPU} \le 20 \text{ MHz}$ |
| 1 WS (WSFLASH = 01 _B) | $f_{\rm CPU} \le 40 \ { m MHz}$ |

Note: The maximum achievable system frequency is limited by the properties of the respective derivative, i.e. 40 MHz (or 20 MHz for XC164TM-xF20F devices).