# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	HC11
Core Size	8-Bit
Speed	3MHz
Connectivity	SCI, SPI
Peripherals	POR, WDT
Number of I/O	38
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	512 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	52-LCC (J-Lead)
Supplier Device Package	52-PLCC (19.1×19.1)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc68hc11e1vfne3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# Chapter 4 Central Processor Unit (CPU)

# 4.1 Introduction

Features of the M68HC11 Family include:

- Central processor unit (CPU) architecture
- Data types
- Addressing modes
- Instruction set
- Special operations such as subroutine calls and interrupts

The CPU is designed to treat all peripheral, input/output (I/O), and memory locations identically as addresses in the 64-Kbyte memory map. This is referred to as memory-mapped I/O. There are no special instructions for I/O that are separate from those used for memory. This architecture also allows accessing an operand from an external memory location with no execution time penalty.

# 4.2 CPU Registers

M68HC11 CPU registers are an integral part of the CPU and are not addressed as if they were memory locations. The seven registers, discussed in the following paragraphs, are shown in Figure 4-1.



Figure 4-1. Programming Model

M68HC11E Family Data Sheet, Rev. 5.1



Resets and Interrupts

# 5.2.5 System Configuration Options Register



1. Can be written only once in first 64 cycles out of reset in normal mode or at any time in special modes

= Unimplemented

## Figure 5-2. System Configuration Options Register (OPTION)

### ADPU — Analog-to-Digital Converter Power-Up Bit

Refer to Chapter 3 Analog-to-Digital (A/D) Converter.

#### CSEL — Clock Select Bit

Refer to Chapter 3 Analog-to-Digital (A/D) Converter.

#### IRQE — Configure IRQ for Edge-Sensitive-Only Operation Bit

 $0 = \overline{IRQ}$  is configured for level-sensitive operation.

 $1 = \overline{IRQ}$  is configured for edge-sensitive-only operation.

### DLY — Enable Oscillator Startup Delay Bit

Refer to Chapter 2 Operating Modes and On-Chip Memory and Chapter 3 Analog-to-Digital (A/D) Converter.

## CME — Clock Monitor Enable Bit

This control bit can be read or written at any time and controls whether or not the internal clock monitor circuit triggers a reset sequence when the system clock is slow or absent. When it is clear, the clock monitor circuit is disabled, and when it is set, the clock monitor circuit is enabled. Reset clears the CME bit.

0 = Clock monitor circuit disabled

1 = Slow or stopped clocks cause reset

#### Bit 2 — Unimplemented

Always reads 0

# CR[1:0] — COP Timer Rate Select Bit

The internal E clock is first divided by 2<sup>15</sup> before it enters the COP watchdog system. These control bits determine a scaling factor for the watchdog timer. See Table 5-1 for specific timeout settings.



**Low-Power Operation** 



Figure 5-5. Processing Flow Out of Reset (Sheet 1 of 2)

M68HC11E Family Data Sheet, Rev. 5.1



#### **Resets and Interrupts**

masked), the MCU starts up, beginning with the stacking sequence leading to normal service of the  $\overline{XIRQ}$  request. If X is set to 1 ( $\overline{XIRQ}$  masked or inhibited), then processing continues with the instruction that immediately follows the STOP instruction, and no  $\overline{XIRQ}$  interrupt service is requested or pending.

Because the oscillator is stopped in stop mode, a restart delay may be imposed to allow oscillator stabilization upon leaving stop. If the internal oscillator is being used, this delay is required; however, if a stable external oscillator is being used, the DLY control bit can be used to bypass this startup delay. The DLY control bit is set by reset and can be optionally cleared during initialization. If the DLY equal to 0 option is used to avoid startup delay on recovery from stop, then reset should not be used as the means of recovering from stop, as this causes DLY to be set again by reset, imposing the restart delay. This same delay also applies to power-on reset, regardless of the state of the DLY control bit, but does not apply to a reset while the clocks are running.



#### Parallel Input/Output (I/O) Ports

PORTCL is used in the handshake clearing mechanism. When an active edge occurs on the STRA pin, port C data is latched into the PORTCL register. Reads of this register return the last value latched into PORTCL and clear STAF flag (following a read of PIOC with STAF set).



Figure 6-6. Port C Data Direction Register (DDRC)

## DDRC[7:0] — Port C Data Direction Bits

In the 3-state variation of output handshake mode, clear the corresponding DDRC bits. Refer to Figure 10-13. 3-State Variation of Output Handshake Timing Diagram (STRA Enables Output Buffer).

- 0 = Input
- 1 = Output

# 6.5 Port D

In all modes, port D bits [5:0] can be used either for general-purpose I/O or with the serial communications interface (SCI) and serial peripheral interface (SPI) subsystems. During reset, port D pins PD[5:0] are configured as high-impedance inputs (DDRD bits cleared).



Figure 6-7. Port D Data Register (PORTD)





## Bits [7:6] — Unimplemented

Always read 0

## DDRD[5:0] — Port D Data Direction Bits

When DDRD bit 5 is 1 and MSTR = 1 in SPCR, PD5/ $\overline{SS}$  is a general-purpose output and mode fault logic is disabled.

0 = Input

1 = Output



# 7.5.2 Address-Mark Wakeup

The serial characters in this type of wakeup consist of seven (eight if M = 1) information bits and an MSB, which indicates an address character (when set to 1, or mark). The first character of each message is an addressing character (MSB = 1). All receivers in the system evaluate this character to determine if the remainder of the message is directed toward this particular receiver. As soon as a receiver determines that a message is not intended for it, the receiver activates the RWU function by using a software write to set the RWU bit. Because setting RWU inhibits receiver-related flags, there is no further software overhead for the rest of this message.

When the next message begins, its first character has its MSB set, which automatically clears the RWU bit and enables normal character reception. The first character whose MSB is set is also the first character to be received after wakeup because RWU gets cleared before the stop bit for that frame is serially received. This type of wakeup allows messages to include gaps of idle time, unlike the idle-line method, but there is a loss of efficiency because of the extra bit time for each character (address bit) required for all characters.

# 7.6 SCI Error Detection

Three error conditions – SCDR overrun, received bit noise, and framing – can occur during generation of SCI system interrupts. Three bits (OR, NF, and FE) in the serial communications status register (SCSR) indicate if one of these error conditions exists.

The overrun error (OR) bit is set when the next byte is ready to be transferred from the receive shift register to the SCDR and the SCDR is already full (RDRF bit is set). When an overrun error occurs, the data that caused the overrun is lost and the data that was already in SCDR is not disturbed. The OR is cleared when the SCSR is read (with OR set), followed by a read of the SCDR.

The noise flag (NF) bit is set if there is noise on any of the received bits, including the start and stop bits. The NF bit is not set until the RDRF flag is set. The NF bit is cleared when the SCSR is read (with FE equal to 1) followed by a read of the SCDR.

When no stop bit is detected in the received data character, the framing error (FE) bit is set. FE is set at the same time as the RDRF. If the byte received causes both framing and overrun errors, the processor only recognizes the overrun error. The framing error flag inhibits further transfer of data into the SCDR until it is cleared. The FE bit is cleared when the SCSR is read (with FE equal to 1) followed by a read of the SCDR.

# 7.7 SCI Registers

Five addressable registers are associated with the SCI:

- Four control and status registers:
  - Serial communications control register 1 (SCCR1)
  - Serial communications control register 2 (SCCR2)
  - Baud rate register (BAUD)
  - Serial communications status register (SCSR)
- One data register:
  - Serial communications data register (SCDR)

The SCI registers are the same for all M68HC11 E-series devices with one exception. The SCI system for MC68HC(7)11E20 contains an extra bit in the BAUD register that provides a greater selection of baud prescaler rates. Refer to 7.7.5 Baud Rate Register, Figure 7-8, and Figure 7-9.

M68HC11E Family Data Sheet, Rev. 5.1



Serial Communications Interface (SCI)

# 7.7.1 Serial Communications Data Register

SCDR is a parallel register that performs two functions:

- The receive data register when it is read
- The transmit data register when it is written

Reads access the receive data buffer and writes access the transmit data buffer. Receive and transmit are double buffered.



Figure 7-3. Serial Communications Data Register (SCDR)

# 7.7.2 Serial Communications Control Register 1

The SCCR1 register provides the control bits that determine word length and select the method used for the wakeup feature.



Figure 7-4. Serial Communications Control Register 1 (SCCR1)

#### R8 — Receive Data Bit 8

If M bit is set, R8 stores the ninth bit in the receive data character.

## T8 — Transmit Data Bit 8

If M bit is set, T8 stores the ninth bit in the transmit data character.

#### **Bit 5** — Unimplemented

Always reads 0

## M — Mode Bit (select character format)

0 = Start bit, 8 data bits, 1 stop bit

1 = Start bit, 9 data bits, 1 stop bit

#### WAKE — Wakeup by Address Mark/Idle Bit

- 0 = Wakeup by IDLE line recognition
- 1 = Wakeup by address mark (most significant data bit set)

#### Bits [2:0] — Unimplemented

Always read 0



#### Serial Communications Interface (SCI)



Figure 7-10. Interrupt Source Resolution Within SCI



Timing Systems

## FOC[1:5] — Force Output Comparison Bit

When the FOC bit associated with an output compare circuit is set, the output compare circuit immediately performs the action it is programmed to do when an output match occurs.

- 0 = Not affected
- 1 = Output x action occurs

## Bits [2:0] — Unimplemented

Always read 0

# 9.4.3 Output Compare Mask Register

Use OC1M with OC1 to specify the bits of port A that are affected by a successful OC1 compare. The bits of the OC1M register correspond to PA[7:3].



Figure 9-13. Output Compare 1 Mask Register (OC1M)

## OC1M[7:3] — Output Compare Masks

0 = OC1 disabled

1 = OC1 enabled to control the corresponding pin of port A

## Bits [2:0] — Unimplemented

Always read 0

# 9.4.4 Output Compare Data Register

Use this register with OC1 to specify the data that is to be stored on the affected pin of port A after a successful OC1 compare. When a successful OC1 compare occurs, a data bit in OC1D is stored in the corresponding bit of port A for each bit that is set in OC1M.



Figure 9-14. Output Compare 1 Data Register (OC1D)

If OC1Mx is set, data in OC1Dx is output to port A bit x on successful OC1 compares.

# Bits [2:0] — Unimplemented

Always read 0



# 9.4.5 Timer Counter Register

The 16-bit read-only TCNT register contains the prescaled value of the 16-bit timer. A full counter read addresses the most significant byte (MSB) first. A read of this address causes the least significant byte (LSB) to be latched into a buffer for the next CPU cycle so that a double-byte read returns the full 16-bit state of the counter at the time of the MSB read cycle.



Figure 9-15. Timer Counter Register (TCNT)

# 9.4.6 Timer Control Register 1

The bits of this register specify the action taken as a result of a successful OCx compare.



Figure 9-16. Timer Control Register 1 (TCTL1)

#### OM[2:5] — Output Mode Bits OL[2:5] — Output Level Bits

These control bit pairs are encoded to specify the action taken after a successful OCx compare. OC5 functions only if the I4/O5 bit in the PACTL register is clear. Refer to Table 9-3 for the coding.

 Table 9-3. Timer Output Compare Actions

OMx	OLx	Action Taken on Successful Compare
0	0	Timer disconnected from output pin logic
0	1	Toggle OCx output line
1	0	Clear OCx output line to 0
1	1	Set OCx output line to 1



# **10.5 DC Electrical Characteristics**

Characteristics <sup>(1)</sup>	Symbol	Min	Max	Unit
Output voltage <sup>(2)</sup> $I_{Load} = \pm 10.0 \ \mu A$ All outputs except XTAL All outputs except XTAL, RESET, and MODA	V <sub>OL</sub> , V <sub>OH</sub>	 V <sub>DD</sub> -0.1	0.1	V
Output high voltage <sup>(2)</sup> $I_{Load} = -0.8 \text{ mA}, V_{DD} = 4.5 \text{ V}$ All outputs except XTAL, RESET, and MODA	V <sub>OH</sub>	V <sub>DD</sub> –0.8	_	V
Output low voltage I <sub>Load</sub> = 1.6 mA All outputs except XTAL	V <sub>OL</sub>	_	0.4	v
Input high voltage All inputs except RESET RESET	V <sub>IH</sub>	$\begin{array}{c} 0.7 \times V_{DD} \\ 0.8 \times V_{DD} \end{array}$	V <sub>DD</sub> + 0.3 V <sub>DD</sub> + 0.3	V
Input low voltage, all inputs	V <sub>IL</sub>	V <sub>SS</sub> -0.3	$0.2 \times V_{DD}$	V
I/O ports, 3-state leakage V <sub>In</sub> = V <sub>IH</sub> or V <sub>IL</sub> PA7, PA3, PC[7:0], PD[5:0], AS/STRA, MODA/LIR, RESET	I <sub>OZ</sub>	_	±10	μΑ
Input leakage current <sup>(3)</sup> $V_{In} = V_{DD} \text{ or } V_{SS}$ PA[2:0], IRQ, XIRQ MODB/V <sub>STBY</sub> (XIRQ on EPROM-based devices)	l <sub>in</sub>		±1 ±10	μΑ
RAM standby voltage, power down	V <sub>SB</sub>	4.0	V <sub>DD</sub>	V
RAM standby current, power down	I <sub>SB</sub>	—	10	μΑ
Input capacitance PA[2:0], PE[7:0], IRQ, XIRQ, EXTAL PA7, PA3, PC[7:0], PD[5:0], AS/STRA, MODA/LIR, RESET	C <sub>In</sub>		8 12	pF
Output load capacitance All outputs except PD[4:1] PD[4:1]	CL		90 100	pF

V<sub>DD</sub> = 5.0 Vdc ± 10%, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>, unless otherwise noted
 V<sub>OH</sub> specification for RESET and MODA is not applicable because they are open-drain pins. V<sub>OH</sub> specification not applicable to ports C and D in wired-OR mode.
 Refer to 10.13 Analog-to-Digital Converter Characteristics and 10.14 MC68L11E9/E20 Analog-to-Digital Converter Characteristics for leakage current for port E.



# 10.14 MC68L11E9/E20 Analog-to-Digital Converter Characteristics

Characteristic <sup>(1)</sup>	Parameter <sup>(2)</sup>	Min	Absolute	Max	Unit
Resolution	Number of bits resolved by A/D converter	—	8	—	Bits
Non-linearity	Maximum deviation from the ideal A/D transfer characteristics	—	—	±1	LSB
Zero error	Difference between the output of an ideal and an actual for 0 input voltage	—	—	±1	LSB
Full scale error	Difference between the output of an ideal and an actual A/D for full-scale input voltage	—	—	±1	LSB
Total unadjusted error	Maximum sum of non-linearity, zero error, and full-scale error	—	—	±1/2	LSB
Quantization error	Uncertainty because of converter resolution	—	—	±1/2	LSB
Absolute accuracy	Difference between the actual input voltage and the full-scale weighted equivalent of the binary output code, all error sources included	_	_	±2	LSB
Conversion range	Analog input voltage range	V <sub>RL</sub>	—	V <sub>RH</sub>	V
V <sub>RH</sub>	Maximum analog reference voltage	V <sub>RL</sub>	—	V <sub>DD</sub> + 0.1	V
V <sub>RL</sub>	Minimum analog reference voltage	V <sub>SS</sub> –0.1	—	V <sub>RH</sub>	V
ΔV <sub>R</sub>	Minimum difference between $V_{RH}$ and $V_{RL}$	3.0	—		V
Conversion time	Total time to perform a single analog-to-digital conversion: E clock Internal RC oscillator		32 —		t <sub>CYC</sub> μs
Monotonicity	Conversion result never decreases with an increase in input voltage and has no missing codes	_	Guaranteed		_
Zero input reading	Conversion result when $V_{In} = V_{RL}$	00	—	—	Hex
Full scale reading	Conversion result when $V_{In} = V_{RH}$	—	—	FF	Hex
Sample acquisition time	Analog input acquisition sampling time: E clock Internal RC oscillator		12 —	— 12	t <sub>CYC</sub> μs
Sample/hold capacitance	Input capacitance during sample PE[7:0]		20 typical		pF
Input leakage	Input leakage on A/D pins PE[7:0] V <sub>RL</sub> , V <sub>RH</sub>	—		400 1.0	nA μA

1.  $V_{DD}$  = 3.0 Vdc to 5.5 Vdc,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ , 750 kHz  $\leq$  E  $\leq$  2.0 MHz, unless otherwise noted 2. Source impedances greater than 10 k $\Omega$  affect accuracy adversely because of input leakage.



# **10.17** Serial Peripheral Interface Timing Characteristics

Num	Characteristic <sup>(1)</sup>	Symbol	E9		E20		Unit
Num	Characteristic	Symbol	Min	Max	Min	Max	Unit
	Frequency of operation E clock	f <sub>o</sub>	dc	3.0	dc	3.0	MHz
	E-clock period	t <sub>CYC</sub>	333	—	333	—	ns
	Operating frequency Master Slave	f <sub>op(m)</sub> f <sub>op(s)</sub>	f <sub>o</sub> /32 dc	f <sub>o</sub> /2 f <sub>o</sub>	f <sub>o</sub> /128 dc	f <sub>o</sub> /2 f <sub>o</sub>	MHz
1	Cycle time Master Slave	t <sub>CYC(m)</sub> t <sub>CYC(s)</sub>	2 1	32 —	2 1	128 —	t <sub>CYC</sub>
2	Enable lead time <sup>(2)</sup> Slave	t <sub>lead(s)</sub>	1	_	1	_	t <sub>CYC</sub>
3	Enable lag time <sup>(2)</sup> Slave	t <sub>lag(s)</sub>	1	_	1	_	t <sub>CYC</sub>
4	Clock (SCK) high time Master Slave	t <sub>w</sub> (SCKH)m t <sub>w</sub> (SCKH)s	t <sub>CYC</sub> –25 1/2 t <sub>CYC</sub> –25	16 t <sub>CYC</sub> —	t <sub>CYC</sub> –25 1/2 t <sub>CYC</sub> –25	64 t <sub>CYC</sub> —	ns
5	Clock (SCK) low time Master Slave	t <sub>w(SCKL)m</sub> t <sub>w(SCKL)s</sub>	t <sub>CYC</sub> -25 1/2 t <sub>CYC</sub> -25	16 t <sub>CYC</sub>	t <sub>CYC</sub> -25 1/2 t <sub>CYC</sub> -25	64 t <sub>CYC</sub>	ns
6	Data setup time (inputs) Master Slave	t <sub>su(m)</sub> t <sub>su(s)</sub>	30 30		30 30	_	ns
7	Data hold time (inputs) Master Slave	t <sub>h(m)</sub> t <sub>h(s)</sub>	30 30	_	30 30	_	ns
8	Slave access time CPHA = 0 CPHA = 1	t <sub>a</sub>	0 0	40 40	0 0	40 40	ns
9	Disable time (hold time to high-impedance state) Slave	t <sub>dis</sub>	_	50	_	50	ns
10	Data valid <sup>(3)</sup> (after enable edge)	t <sub>v</sub>		50	_	50	ns
11	Data hold time (outputs) (after enable edge)	t <sub>ho</sub>	0	_	0	_	ns

1.  $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ , all timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$ , unless otherwise noted

2. Time to data active from high-impedance state

3. Assumes 200 pF load on SCK, MOSI, and MISO pins



#### **Ordering Information and Mechanical Specifications**

Description	Temperature	Frequency	MC Order Number
	0°C to +70°°C	3 MHz	MC68HC11E20FN3
	-40°C to 185°C	2 MHz	MC68HC11E20CFN2
20 Kbytes custom ROM	-40 0 10 +03 0	3 MHz	MC68HC11E20CFN3
	–40°C to +105°C	2 MHz	MC68HC11E20VFN2
	–40°C to +125°C	2 MHz	MC68HC11E20MFN2

#### 64-pin quad flat pack (QFP)

	0°C to +70°°C	3 MHz	MC68HC11E9FU3
	40°C to 195°C	2 MHz	MC68HC11E9CFU2
Custom ROM	-40 C 10 +65 C	3 MHz	MC68HC11E9CFU3
	–40°C to +105°C	2 MHz	MC68HC11E9VFU2
	–40°C to +125°C	2 MHz	MC68HC11E9MFU2

#### 64-pin quad flat pack (continued)

	0°C to +70°°C	3 MHz	MC68HC11E20FU3
	40°C to 195°C	2 MHz	MC68HC11E20CFU2
20 Kbytes Custom ROM	-40 C 10 +65 C	3 MHz	MC68HC11E20CFU3
	–40°C to +105°C	2 MHz	MC68HC11E20VFU2
	-40°C to +125°C	2 MHz	MC68HC11E20MFU2

## 52-pin thin quad flat pack (10 mm x 10 mm)

	0°C to +70°°C	3 MHz	MC68HC11E9PB3
	-40°C to 185°C	2 MHz	MC68HC11E9CPB2
Custom ROM	-40 0 10 +03 0	3 MHz	MC68HC11E9CPB3
	–40°C to +105°C	2 MHz	MC68HC11E9VPB2
	–40°C to +125°C	2 MHz	MC68HC11E9MPB2

#### 56-pin dual in-line package with 0.70-inch lead spacing (SDIP)

	0°C to +70°°C	3 MHz	MC68HC11E9B3
	_40°C to 185°C	2 MHz	MC68HC11E9CB2
Custom ROM	-40 0 10 +03 0	3 MHz	MC68HC11E9CB3
	–40°C to +105°C	2 MHz	MC68HC11E9VB2
	–40°C to +125°C	2 MHz	MC68HC11E9MB2



**Ordering Information and Mechanical Specifications** 

# 11.9 56-Pin Dual in-Line Package (Case 859)



# 11.10 48-Pin Plastic DIP (Case 767)

NOTE

The MC68HC811E2 is the only member of the E series that is offered in a 48-pin plastic dual in-line package.



M68HC11E Family Data Sheet, Rev. 5.1



# Appendix B EVBU Schematic

Refer to Figure B-1 for a schematic diagram of the M68HC11EVBU Universal Evaluation Board. This diagram is included for reference only.



Freescale Semiconductor

**Application Note** 

AN1060 Rev. 1.1, 07/2005

# M68HC11 Bootstrap Mode

By Jim Sibigtroth Mike Rhoades John Langan Austin, Texas

# Introduction

The M68HC11 Family of MCUs (microcontroller units) has a bootstrap mode that allows a user-defined program to be loaded into the internal random-access memory (RAM) by way of the serial communications interface (SCI); the M68HC11 then executes this loaded program. The loaded program can do anything a normal user program can do as well as anything a factory test program can do because protected control bits are accessible in bootstrap mode. Although the bootstrap mode is a single-chip mode of operation, expanded mode resources are accessible because the mode control bits can be changed while operating in the bootstrap mode.

This application note explains the operation and application of the M68HC11 bootstrap mode. Although basic concepts associated with this mode are quite simple, the more subtle implications of these functions require careful consideration. Useful applications of this mode are overlooked due to an incomplete understanding of bootstrap mode. Also, common problems associated with bootstrap mode could be avoided by a more complete understanding of its operation and implications.

Topics discussed in this application note include:

- Basic operation of the M68HC11 bootstrap mode
- General discussion of bootstrap mode uses
- Detailed explanation of on-chip bootstrap logic
- Detailed explanation of bootstrap firmware
- Bootstrap firmware vs. EEPROM security
- Incorporating the bootstrap mode into a system
- Driving bootstrap mode from another M68HC11
- Driving bootstrap mode from a personal computer
- Common bootstrap mode problems
- Variations for specific versions of M68HC11
- Commented listings for selected M68HC11 bootstrap ROMs

© Freescale Semiconductor, Inc., 2005. All rights reserved.





Main Bootloader Program





M68HC11 Bootstrap Mode, Rev. 1.1



#### Bootloading a Program to Performa ROM Checksum

The bootloader ROM must be turned off before performing the checksum program. To remove the boot ROM from the memory map, clear the RBOOT bit in the HPRIO register. This is normally a write-protected bit that is 0, but in bootstrap mode it is reset to 1 and can be written. If the boot ROM is not disabled, the checksum routine will read the contents of the boot ROM rather than the user's mask ROM or EPROM at the same addresses.

#### Inherent Delays Caused by Double Buffering of SCI Data

This problem is troublesome in cases where one MCU is bootloading to another MCU.

Because of transmitter double buffering, there may be one character in the serial shifter as a new character is written into the transmit data register. In cases such as downloading in which this 2-character pipeline is kept full, a 2-character time delay occurs between when a character is written to the transmit data register and when that character finishes transmitting. A little more than one more character time delay occurs between the target MCU receiving the character and echoing it back. If the master MCU waits for the echo of each downloaded character before sending the next one, the download process takes about twice as long as it would if transmission is treated as a separate process or if verify data is ignored.

### **Boot ROM Variations**

Different versions of the M68HC11 have different versions of the bootstrap ROM program. Table 3 summarizes the features of the boot ROMs in 16 members of the M68HC11 Family.

The boot ROMs for the MC68HC11F1, the MC68HC711K4, and the MC68HC11K4 allow additional choices of baud rates for bootloader communications. For the three new baud rates, the first character used to determine the baud rate is not \$FF as it was in earlier M68HC11s. The intercharacter delay that terminates the variable-length download is also different for these new baud rates. Table 3 shows the synchronization characters, delay times, and baud rates as they relate to E-clock frequency.

#### **Commented Boot ROM Listing**

Listing 3. MC68HC711E9 Bootloader ROM contains a complete commented listing of the boot ROM program in the MC68HC711E9 version of the M68HC11. Other versions can be found in **Appendix B** of the *M68HC11 Reference Manual*.

Sync	Timeout	Baud Rates at E Clock =						
Character	Delay	2 MHz	2.1 MHz	3 MHz	3.15 MHz	4 MHz	4.2 MHz	
\$FF	4 characters	7812	8192	11,718	12,288	15,624	16,838	
\$FF	4 characters	1200	1260	1800	1890	2400	2520	
\$F0	4.9 characters	9600	10,080	14,400	15,120	19,200	20,160	
\$FD	17.3 characters	5208	5461	7812	8192	10,416	10,922	
\$FD	13 characters	3906	4096	5859	6144	7812	8192	

**Table 3. Bootloader Baud Rates** 

M68HC11 Bootstrap Mode, Rev. 1.1



# Listing 3. MC68HC711E9 Bootloader ROM

1		* * * * * * * *	*****	******	******	* * * * * * * * * * * * * * * * * * * *
2		* BOOTLO	ADER F	IRMWARE F	OR 68HC	711E9 - 21 Aug 89
3		* * * * * * * * *	* * * * * *	******	******	******
4		* Feature	es of	this boot	loader a	are
5		*				
6		* Auto b	aud se	lect betw	veen 781:	2 5 and 1200 (8 MHz)
7		* 0 = 51	2 hvte	variable	length	download
, 0		* Jump to	- FFDD	OM of CPG	ing if 1	advinioad byto - \$00
0				ility aub	routino	to program EDBOM
10		* FROGRA	- 00 + - 10	lity suc		to program EFROM
11		* Magle T		LILY SUDI		to dump memory to nost
10		* MASK 1	.D. at ******	. ŞDFD4 =	·*******	* * * * * * * * * * * * * * * * * * * *
12		* Dorrigi	~~~ 7			
13		* REVISIO	511 A -			
14		*		DDOGDAM		
15		* Fixed J	oug in	PROGRAM	routine	where the first byte
16		* program	nmed 1	nto the E	PROM was	s not transmitted for
17		* verify	•			
18		* Also ad	dded t	O PROGRAM	I routine	e a skip of bytes
19		* which w	were a	lready pr	rogramme	d to the value desired.
20		*				
21		* This ne	ew ver	sion allc	ws varia	able length download
22		* by quit	tting	reception	of cha:	racters when an idle
23		* of at 1	least	four char	acter t	imes occurs
24		*				
25		* * * * * * * * *	* * * * * *	******	******	* * * * * * * * * * * * * * * * * * * *
26						
27		* EQUATE:	S FOR	USE WITH	INDEX O	FFSET = \$1000
28		*				
29	0008	PORTD	EQU	\$08		
30	000E	TCNT	EQU	\$0E		
31	0016	TOC1	EQU	\$16		
32	0023	TFLG1	EQU	\$23		
33		* BIT EQ	JATES	FOR TFLG1		
34	0080	OC1F	EQU	\$80		
35		*				
36	0028	SPCR	EQU	\$28		(FOR DWOM BIT)
37	002B	BAUD	EOU	\$2B		
38	002D	SCCR2	EOU	\$2D		
39	002E	SCSR	EOU	\$2E		
40	002F	SCDAT	EOU	\$2F		
41	003B	PPROG	EOII	\$3B		
42	0050	* BIT EOI	TATES	FOR PPROG	<u>1</u>	
42	0020	EI.AT	EUII	\$20		
10	0020	EDCM		¢01		
74 75	0001	*	шұU	ΥUΤ		
40 16						
40 47			CONTRA			
4/ 10		* MEMORY	CONFI	GURAIIUN	LQUAILS	
40	DCOO		FOIT	éncoo		Ctaxt of EEDDOM
49		BEPMSTR	EQU	98000 98000		DEALL OL LEPKOM
50	D/FF	TELEMEND ≁	ΨŲU	ЭR \ म.н.		EIIG OT FEFKOM
21		•				

M68HC11 Bootstrap Mode, Rev. 1.1