NXP USA Inc. - MC68HC711E9VFNE2 Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	HC11
Core Size	8-Bit
Speed	2MHz
Connectivity	SCI, SPI
Peripherals	POR, WDT
Number of I/O	38
Program Memory Size	12KB (12K x 8)
Program Memory Type	ОТР
EEPROM Size	512 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	52-LCC (J-Lead)
Supplier Device Package	52-PLCC (19.1x19.1)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc68hc711e9vfne2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Operating Modes and On-Chip Memory

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
	Analog-to-Digital Results	Read:	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$1031	Register 1 (ADR1)	Write:								
	See page 64.	Reset:				Indetermina	ate after reset			
	Analog-to-Digital Results	Read:	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$1032	Register 2 (ADR2)	Write:								
	See page 64.	Reset:				Indetermina	ate after reset			
	Analog-to-Digital Results	Read:	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$1033	Register 3 (ADR3)	Write:								
	See page 64.	Reset:				Indetermina	ate after reset			
	Analog-to-Digital Results	Read:	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$1034	Register 4 (ADR4)	Write:								
	See page 64.	Reset:			-	Indetermina	ate after reset			
	Block Protect Register	Read:				PTCON	BPBT3	BPRT2	BPRT1	BPBT0
\$1035	(BPROT)	Write:				Troon	Dirito	DITTL	Britti	Billio
	See page 52.	Reset:	0	0	0	1	1	1	1	1
	EPROM Programming Control	Read:	MBE		FLAT	EXCOL	EXBOW	T1	то	PGM
\$1036	Register (EPROG) ⁽¹⁾	Write:				_/				
	See page 53.	Reset:	0	0	0	0	0	0	0	0
\$1037	Reserved		R	R	R	R	R	R	R	R
1. MC68	HC711E20 only	1	_	_	-	_		_	-	_
\$1038	Reserved		R	R	R	R	R	R	R	R
					1					[
	System Configuration Options	Read:	ADPU	CSEL	IRQE ⁽¹⁾	DLY ⁽¹⁾	CME		CR1 ⁽¹⁾	CR0 ⁽¹⁾
\$1039	Register (OPTION)	Write:								
	000 pago 10.	Reset:	0	0	0	1	0	0	0	0
\$100	Arm/Reset COP Timer Circuitry	Read:	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$103A	See page 81.	vvrite:	0	0						
	000 px30 0	Reset:	0	0	0	0	0	0	0	0
#100D	EPROM and EEPROM Program-	Read:	ODD	EVEN	ELAT ⁽²⁾	BYTE	ROW	ERASE	EELAT	EPGM
\$103B	ming Control Register (PPROG) See page 49.	vvrite:	0	0						
	000 px30 .0.	Reset:	0	0	0	0	0	0	0	0
\$1000	Highest Priority I Bit Interrupt and	Read:	RBOOT	SMOD	MDA	IRV(NE)	PSEL3	PSEL2	PSEL1	PSEL0
\$103C	Miscellaneous Register (HPRIO) See page 41.	write:	0	0						0
	000 pago 11.	Reset:	0	0	0	0	0	1	1	0
M400	RAM and I/O Mapping Register	Head:	RAM3	RAM2	RAM1	RAM0	REG3	REG2	REG1	REG0
\$103D	(INLI) See page 45	write:	0	0				0		
	000 page 10.	Heset:	U	U	U	U	U Decemient	U	U	I
			- ا ماما		react	К	= Heserved	U = Unafi	eciea	
			I = IIIUetel	minale aller	reset					

Figure 2-7. Register and Control Bit Assignments (Sheet 5 of 6)

M68HC11E Family Data Sheet, Rev. 5.1



Memory Map

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
\$103E	Reserved		R	R	R	R	R	R	R	R
\$103F	System Configuration Register (CONFIG)	Read: Write:					NOSEC	NOCOP	ROMON	EEON
	See page 43.	Reset:	0	0	0	0	U	U	1	U
\$103F	System Configuration Register (CONFIG) ⁽³⁾	Read: Write:	EE3	EE2	EE1	EE0	NOSEC	NOCOP		EEON
	See page 43.	Reset:	1	1	1	1	U	U	1	1

1. Can be written only once in first 64 cycles out of reset in normal modes or at any time during special modes.

2. MC68HC711E9 only

3. MC68HC811E2 only

= Unimplemented

= Reserved U = Unaffected

I = Indeterminate after reset

Figure 2-7. Register and Control Bit Assignments (Sheet 6 of 6)

R

2.3.1 RAM and Input/Output Mapping

Hardware priority is built into RAM and I/O mapping. Registers have priority over RAM and RAM has priority over ROM. When a lower priority resource is mapped at the same location as a higher priority resource, a read/write of a location results in a read/write of the higher priority resource only. For example, if both the register block and the RAM are mapped to the same location, only the register block will be accessed. If RAM and ROM are located at the same position, RAM has priority.

The fully static RAM can be used to store instructions, variables, and temporary data. The direct addressing mode can access RAM locations using a 1-byte address operand, saving program memory space and execution time, depending on the application.

RAM contents can be preserved during periods of processor inactivity by two methods, both of which reduce power consumption. They are:

- 1. In the software-based stop mode, the clocks are stopped while V_{DD} powers the MCU. Because power supply current is directly related to operating frequency in CMOS integrated circuits, only a very small amount of leakage exists when the clocks are stopped.
- 2. In the second method, the MODB/V_{STBY} pin can supply RAM power from a battery backup or from a second power supply. Figure 2-8 shows a typical standby voltage circuit for a standard 5-volt device. Adjustments to the circuit must be made for devices that operate at lower voltages. Using the MODB/V_{STBY} pin may require external hardware, but can be justified when a significant amount of external circuitry is operating from V_{DD}. If V_{STBY} is used to maintain RAM contents, reset must be held low whenever V_{DD} is below normal operating level. Refer to Chapter 5 Resets and Interrupts.



Operating Modes and On-Chip Memory



Figure 2-8. RAM Standby MODB/V_{STBY} Connections

The bootloader program is contained in the internal bootstrap ROM. This ROM, which appears as internal memory space at locations \$BF00-\$BFFF, is enabled only if the MCU is reset in special bootstrap mode.

In expanded modes, the ROM/EPROM/OTPROM (if present) is enabled out of reset and located at the top of the memory map if the ROMON bit in the CONFIG register is set. ROM or EPROM is enabled out of reset in single-chip and bootstrap modes, regardless of the state of ROMON.

For devices with 512 bytes of EEPROM, the EEPROM is located at \$B600–\$B7FF and has the same read cycle time as the internal ROM. The 512 bytes of EEPROM cannot be remapped to other locations.

For the MC68HC811E2, EEPROM is located at \$F800–\$FFFF and can be remapped to any 4-Kbyte boundary. EEPROM mapping control bits (EE[3:0] in CONFIG) determine the location of the 2048 bytes of EEPROM and are present only on the MC68HC811E2. Refer to 2.3.3.1 System Configuration Register for a description of the MC68HC811E2 CONFIG register.

EEPROM can be programmed or erased by software and an on-chip charge pump, allowing EEPROM changes using the single V_{DD} supply.

2.3.2 Mode Selection

The four mode variations are selected by the logic states of the MODA and MODB pins during reset. The MODA and MODB logic levels determine the logic state of SMOD and the MDA control bits in the highest priority I-bit interrupt and miscellaneous (HPRIO) register.

After reset is released, the mode select pins no longer influence the MCU operating mode. In single-chip operating mode, the MODA pin is connected to a logic level 0. In expanded mode, MODA is normally connected to V_{DD} through a pullup resistor of 4.7 k Ω . The MODA pin also functions as the load instruction register LIR pin when the MCU is not in reset. The open-drain active low LIR output pin drives low during the first E cycle of each instruction. The MODB pin also functions as standby power input (V_{STBY}), which allows RAM contents to be maintained in absence of V_{DD}.

Refer to Table 2-1, which is a summary of mode pin operation, the mode control bits, and the four operating modes.



Operating Modes and On-Chip Memory





Bits [7:5] — Unimplemented

Always read 0

PTCON — Protect CONFIG Register Bit

0 = CONFIG register can be programmed or erased normally.

1 = CONFIG register cannot be programmed or erased.

BPRT[3:0] — Block Protect Bits for EEPROM

When set, these bits protect a block of EEPROM from being programmed or electronically erased. Ultraviolet light, however, can erase the entire EEPROM contents regardless of BPRT[3:0] (windowed packages only). Refer to Table 2-6 and Table 2-7.

When cleared, BPRT[3:0] allow programming and erasure of the associated block.

 Table 2-6. EEPROM Block Protect

Bit Name	Block Protected	Block Size
BPRT0	\$B600–\$B61F	32 bytes
BPRT1	\$B620-\$B65F	64 bytes
BPRT2	\$B660-\$B6DF	128 bytes
BPRT3	\$B6E0\$B7FF	288 bytes

Table 2-7. El	EPROM Block	Protect in	MC68HC811E2 MCUs
---------------	--------------------	------------	------------------

Bit Name	Block Protected	Block Size
BPRT0	\$x800–\$x9FF ⁽¹⁾	512 bytes
BPRT1	\$xA00–\$xBFF ⁽¹⁾	512 bytes
BPRT2	\$xC00-\$xDFF ⁽¹⁾	512 bytes
BPRT3	\$xE00-\$xFFF ⁽¹⁾	512 bytes

1. x is determined by the value of EE[3:0] in CONFIG register. Refer to Figure 2-13.



3.4 Conversion Process

The A/D conversion sequence begins one E-clock cycle after a write to the A/D control/status register, ADCTL. The bits in ADCTL select the channel and the mode of conversion.

An input voltage equal to V_{RL} converts to \$00 and an input voltage equal to V_{RH} converts to \$FF (full scale), with no overflow indication. For ratiometric conversions of this type, the source of each analog input should use V_{RH} as the supply voltage and be referenced to V_{RL} .

3.5 Channel Assignments

The multiplexer allows the A/D converter to select one of 16 analog signals. Eight of these channels correspond to port E input lines to the MCU, four of the channels are internal reference points or test functions, and four channels are reserved. Refer to Table 3-1.

Channel Number	Channel Signal	Result in ADRx if MULT = 1
1	AN0	ADR1
2	AN1	ADR2
3	AN2	ADR3
4	AN3	ADR4
5	AN4	ADR1
6	AN5	ADR2
7	AN6	ADR3
8	AN7	ADR4
9 – 12	Reserved	—
13	V _{RH} ⁽¹⁾	ADR1
14	V _{RL} ⁽¹⁾	ADR2
15	(V _{RH})/2 ⁽¹⁾	ADR3
16	Reserved ⁽¹⁾	ADR4

Table 3-1. Converter Channel Assignments

1. Used for factory testing

3.6 Single-Channel Operation

The two types of single-channel operation are:

- 1. When SCAN = 0, the single selected channel is converted four consecutive times. The first result is stored in A/D result register 1 (ADR1), and the fourth result is stored in ADR4. After the fourth conversion is complete, all conversion activity is halted until a new conversion command is written to the ADCTL register.
- 2. When SCAN = 1, conversions continue to be performed on the selected channel with the fifth conversion being stored in register ADR1 (overwriting the first conversion result), the sixth conversion overwriting ADR2, and so on.





Figure 8-2. SPI Transfer Format

8.5 SPI Signals

This subsection contains descriptions of the four SPI signals:

- Master in/slave out (MISO)
- Master out/slave in (MOSI)
- Serial clock (SCK)
- Slave select (SS)

Any SPI output line must have its corresponding data direction bit in DDRD register set. If the DDR bit is clear, that line is disconnected from the SPI logic and becomes a general-purpose input. All SPI input lines are forced to act as inputs regardless of the state of the corresponding DDR bits in DDRD register.

8.5.1 Master In/Slave Out

MISO is one of two unidirectional serial data signals. It is an input to a master device and an output from a slave device. The MISO line of a slave device is placed in the high-impedance state if the slave device is not selected.

8.5.2 Master Out/Slave In

The MOSI line is the second of the two unidirectional serial data signals. It is an output from a master device and an input to a slave device. The master device places data on the MOSI line a half-cycle before the clock edge that the slave device uses to latch the data.



Timing Systems

9.5.2 Timer Interrupt Flag Register 2

Bits of this register indicate the occurrence of timer system events. Coupled with the four high-order bits of TMSK2, the bits of TFLG2 allow the timer subsystem to operate in either a polled or interrupt driven system. Each bit of TFLG2 corresponds to a bit in TMSK2 in the same position.



Figure 9-22. Timer Interrupt Flag 2 Register (TFLG2)

Clear flags by writing a 1 to the corresponding bit position(s).

TOF — Timer Overflow Interrupt Flag

Set when TCNT changes from \$FFFF to \$0000

RTIF — Real-Time Interrupt Flag

The RTIF status bit is automatically set to 1 at the end of every RTI period. To clear RTIF, write a byte to TFLG2 with bit 6 set.

PAOVF — Pulse Accumulator Overflow Interrupt Flag

Refer to 9.7 Pulse Accumulator.

PAIF — Pulse Accumulator Input Edge Interrupt Flag

Refer to 9.7 Pulse Accumulator.

Bits [3:0] — Unimplemented

Always read 0

9.5.3 Pulse Accumulator Control Register

Bits RTR[1:0] of this register select the rate for the RTI system. The remaining bits control the pulse accumulator and IC4/OC5 functions.



Figure 9-23. Pulse Accumulator Control Register (PACTL)

DDRA7 — Data Direction for Port A Bit 7

Refer to Chapter 6 Parallel Input/Output (I/O) Ports.

PAEN — Pulse Accumulator System Enable Bit Refer to 9.7 Pulse Accumulator.

PAMOD — Pulse Accumulator Mode Bit

Refer to 9.7 Pulse Accumulator.



Timing Systems



Electrical Characteristics

10.11 Peripheral Port Timing

(1)	Symbol	1.0	MHz	2.0	MHz	3.0	MHz	Unit
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Frequency of operation E-clock frequency	f _o	dc	1.0	dc	2.0	dc	3.0	MHz
E-clock period	t _{CYC}	1000		500		333		ns
Peripheral data setup time MCU read of ports A, C, D, and E	t _{PDSU}	100		100		100		ns
Peripheral data hold time MCU read of ports A, C, D, and E	t _{PDH}	50		50		50		ns
Delay time, peripheral data write t _{PWD} = 1/4 t _{CYC} + 100 ns MCU writes to port A MCU writes to ports B, C, and D	t _{PWD}	_	200 350		200 225		200 183	ns
Port C input data setup time	t _{IS}	60	-	60	_	60	—	ns
Port C input data hold time	t _{IH}	100		100		100	_	ns
Delay time, E fall to STRB t _{DEB} = 1/4 t _{CYC} + 100 ns	t _{DEB}	_	350	_	225	_	183	ns
Setup time, STRA asserted to E fall ⁽³⁾	t _{AES}	0		0		0	_	ns
Delay time, STRA asserted to port C data output valid	t _{PCD}	—	100	_	100	_	100	ns
Hold time, STRA negated to port C data	t _{PCH}	10	_	10	_	10	—	ns
3-state hold time	t _{PCZ}	—	150	—	150	—	150	ns

1. $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_H , all timing is shown with respect to $20\% V_{DD}$ and $70\% V_{DD}$, unless otherwise noted

2. Ports C and D timing is valid for active drive. (CWOM and DWOM bits are not set in PIOC and SPCR registers, respectively.)

3. If this setup time is met, STRB acknowledges in the next cycle. If it is not met, the response may be delayed one more cycle.



Electrical Characteristics

10.13 Analog-to-Digital Converter Characteristics

O b a manufaction (1)	Demonster (2)	Min	Abaaluta	2.0 MHz	3.0 MHz	Uni
Characteristic	Parameter	IVIIII	Absolute	Max	Max	t
Resolution	Number of bits resolved by A/D converter	_	8	_	_	Bits
Non-linearity	Maximum deviation from the ideal A/D transfer characteristics	_	_	±1/2	±1	LS B
Zero error	Difference between the output of an ideal and an actual for 0 input voltage	_	_	±1/2	±1	LS B
Full scale error	Difference between the output of an ideal and an actual A/D for full-scale input voltage	_	_	±1/2	±1	LS B
Total unadjusted error	Maximum sum of non-linearity, zero error, and full-scale error	_	_	±1/2	±1/2	LS B
Quantization error	Uncertainty because of converter resolution	_	_	±1/2	±1/2	LS B
Absolute accuracy	olute ccuracy Difference between the actual input voltage and the full-scale weighted equivalent of the binary output code, all error sources included			±1	±2	LS B
Conversion range	Analog input voltage range	V _{RL}	_	V _{RH}	V _{RH}	v
V _{RH}	Maximum analog reference voltage ⁽³⁾	V _{RL}		V _{DD} +0.1	V _{DD} +0.1	V
V _{RL}	Minimum analog reference voltage ⁽²⁾	V _{SS} –0.1	_	V _{RH}	V _{RH}	V
ΔV_R	Minimum difference between $V_{RH}^{}$ and $V_{RL}^{(2)}$	3	_	—	—	V
Conversion time	Total time to perform a single A/D conversion: E clock Internal RC oscillator		32 —	t _{CYC} +32	t _{CYC} +32	t _{CY} c μs
Monotonicity	Conversion result never decreases with an increase in input voltage; has no missing codes	—	Guaranteed	—	—	—
Zero input reading	Conversion result when $V_{In} = V_{RL}$	00	_	—	—	Hex
Full scale reading	Conversion result when $V_{In} = V_{RH}$	_	_	FF	FF	Hex
Sample acquisition time	SampleAnalog input acquisition sampling time:acquisitionE clocktimeInternal RC oscillator		12 —	— 12	— 12	t _{CY} c μs
Sample/hold capacitance	Input capacitance during sample PE[7:0]	_	20 typical	_	_	pF
Input leakage	Input leakage PE[7:0] PE[7:0] VBL. VBH			400 1.0	400 1.0	nA μA

1. $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_{H_1} 750 kHz $\leq E \leq 3.0 \text{ MHz}$, unless otherwise noted 2. Source impedances greater than 10 k Ω affect accuracy adversely because of input leakage. 3. Performance verified down to 2.5 V ΔV_R , but accuracy is tested and guaranteed at $\Delta V_R = 5 \text{ V} \pm 10\%$.



Electrical Characteristics

10.15 Expansion Bus Timing Characteristics

Num	Chave stavistic(1)	Symbol		MHz	2.0 MHz		3.0 MHz		Unit
Num	Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
	Frequency of operation (E-clock frequency)	f _o	dc	1.0	dc	2.0	dc	3.0	MHz
1	Cycle time	t _{CYC}	1000	—	500	—	333	-	ns
2	Pulse width, E low ⁽²⁾ , PW _{EL} = 1/2 t_{CYC} -23 ns	PW _{EL}	477	—	227	_	146		ns
3	Pulse width, E high ⁽²⁾ , PW _{EH} = $1/2 t_{CYC}$ -28 ns	PW _{EH}	472	_	222	_	141	_	ns
4a	E and AS rise time	t _r	_	20	—	20		20	ns
4b	E and AS fall time	t _f	—	20	—	20	—	15	ns
9	Address hold time ^{(2) (3)a} , $t_{AH} = 1/8 t_{CYC}$ –29.5 ns	t _{AH}	95.5	_	33	_	26	_	ns
12	Non-multiplexed address valid time to E rise $t_{AV} = PW_{EL} - (t_{ASD} + 80 \text{ ns})^{(2)} {}^{(3)a}$	t _{AV}	281.5	_	94	_	54	_	ns
17	Read data setup time	t _{DSR}	30	—	30	—	30	_	ns
18	Read data hold time, max = t _{MAD}	t _{DHR}	0	145.5	0	83	0	51	ns
19	Write data delay time, $t_{DDW} = 1/8 t_{CYC} + 65.5 ns^{(2)} (3)a$		—	190.5	—	128		71	ns
21	Write data hold time, $t_{DHW} = 1/8 t_{CYC} - 29.5 \text{ ns}^{(2)} (^{3)a}$	t _{DHW}	95.5	_	33	_	26	_	ns
22	Multiplexed address valid time to E rise $t_{AVM} = PW_{EL} - (t_{ASD} + 90 \text{ ns})^{(2)} {}^{(3)a}$		271.5	_	84	_	54	_	ns
24	Multiplexed address valid time to AS fall $t_{ASL} = PW_{ASH} -70 \text{ ns}^{(2)}$	t _{ASL}	151	_	26	_	13		ns
25	Multiplexed address hold time $t_{AHL} = 1/8 t_{CYC}-29.5 \text{ ns}^{(2)} {}^{(3)b}$	t _{AHL}	95.5	_	33	_	31	_	ns
26	Delay time, E to AS rise, $t_{ASD} = 1/8 t_{CYC} - 9.5 \text{ ns}^{(2)}$ (3)a	t _{ASD}	115.5	_	53	—	31	_	ns
27	Pulse width, AS high, $PW_{ASH} = 1/4 t_{CYC} - 29 ns^{(2)}$	PW _{ASH}	221	_	96	—	63	_	ns
28	Delay time, AS to E rise, $t_{ASED} = 1/8 t_{CYC}$ –9.5 ns ^{(2) (3)b}	t _{ASED}	115.5	_	53	—	31	_	ns
29	MPU address access time ^{(3)a} $t_{ACCA} = t_{CYC} - (PW_{EL} - t_{AVM}) - t_{DSR} - t_{f}$	t _{ACCA}	744.5	_	307	_	196		ns
35	MPU access time, $t_{ACCE} = PW_{EH} - t_{DSR}$	t _{ACCE}	_	442	—	192		111	ns
36	Multiplexed address delay (Previous cycle MPU read) $t_{MAD} = t_{ASD} + 30 \text{ ns}^{(2)} \text{ (3)a}$	t _{MAD}	145.5	_	83	_	51	_	ns

1. V_{DD} = 5.0 Vdc ±10%, V_{SS} = 0 Vdc, T_A = T_L to T_H , all timing is shown with respect to 20% V_{DD} and 70% V_{DD} , unless otherwise noted

2. Formula only for dc to 2 MHz

3. Input clocks with duty cycles other than 50% affect bus performance. Timing parameters affected by input clock duty cycle are identified by (a) and (b). To recalculate the approximate bus timing values, substitute the following expressions in place of 1/8 t_{CYC} in the above formulas, where applicable: (a) (1–dc) \times 1/4 t_{CYC}

(b) dc \times 1/4 t_{CYC}

Where:

dc is the decimal value of duty cycle percentage (high time)



Ordering Information and Mechanical Specifications

11.7 64-Pin Quad Flat Pack (Case 840C)





NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI

- CONTROLLING DIMENSION: MILLIMETER.
 CONTROLLING DIMENSION: MILLIMETER.
 DATUM PLANE –H -IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
- THE BOTTOM OF THE PARTING LINE. 4. DATUMS A-B AND -D- TO BE DETERMINED AT DATUM PLANE -H-.
- DAI UM PLANE -H-.
 DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE -C-.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD
- 6. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE –H–.
- DETERMINED AT DATOM PARCENT. DIMENSION D DOES NOT INCLIDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE D DIMENSION TO EXCEED 0.53 (0.021). DAMBAR CANNOT BE LOCATED 0.11 LOWER RADIUS OR THE FOOT. 8. DIMENSION K IS TO BE MEASURED FROM THE
- 8. DIMENSION K IS TO BE MEASURED FROM THE THEORETICAL INTERSECTION OF LEAD FOOT AND LEG CENTERLINES.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	13.90	14.10	0.547	0.555
В	13.90	14.10	0.547	0.555
С	2.07	2.46	0.081	0.097
D	0.30	0.45	0.012	0.018
Е	2.00	2.40	0.079	0.094
F	0.30		0.012	
G	0.80	BSC	0.031	BSC
Н	0.067	0.250	0.003	0.010
J	0.130	0.230	0.005	0.090
Κ	0.50	0.66	0.020	0.026
L	12.00	REF	0.472	REF
Μ	5 °	10°	5 °	10°
Ν	0.130	0.170	0.005	0.007
Ρ	0.40	BSC	0.016	BSC
Q	2 °	8°	2 °	8 °
R	0.13	0.30	0.005	0.012
S	16.20	16.60	0.638	0.654
Т	0.20	REF	0.008	REF
U	0 °		0 °	
۷	16.20	16.60	0.638	0.654
х	1 10	1 30	0.043	0.051



Ordering Information and Mechanical Specifications

11.9 56-Pin Dual in-Line Package (Case 859)



11.10 48-Pin Plastic DIP (Case 767)

NOTE

The MC68HC811E2 is the only member of the E series that is offered in a 48-pin plastic dual in-line package.



M68HC11E Family Data Sheet, Rev. 5.1



Appendix A Development Support

A.1 Introduction

This section provides information on the development support offered for the E-series devices.

A.2	M68HC11	E-Series	Development To	ools
------------	---------	-----------------	----------------	------

Device	Package	Emulation Module ^{(1) (2)}	Flex Cable ^{(1) (2)}	MMDS11 Target Head ^{(1) (2)}	SPGMR Programming Adapter ⁽³⁾
MC68HC11E9 MC68HC711E9	52 FN	M68EM11E20	M68CBL11C	M68TC11E20FN52	M68PA11E20FN52
	52 PB	M68EM11E20	M68CBL11C	M68TC11E20PB52	M68PA11E20PB52
	56 B	M68EM11E20	M68CBL11B	M68TC11E20B56	M68PA11E20B56
	64 FU	M68EM11E20	M68CBL11C	M68TC11E20FU64	M68PA11E20FU64
MC68HC11E20 MC68HC711E20	52 FN	M68EM11E20	M68CBL11C	M68TC11E20FN52	M68PA11E20FN52
	64 FU	M68EM11E20	M68CBL11C	M68TC11E20FU64	M68PA11E20FU64
MC68HC811E2	48 P	M68EM11E20	M68CBL11B	M68TB11E20P48	M68PA11A8P48
	52 FN	M68EM11E20	M68CBL11C	M68TC11E20FN52	M68PA11E20FN52

1. Each MMDS11 system consists of a system console (M68MMDS11), an emulation module, a flex cable, and a target head.

2. A complete EVS consists of a platform board (M68HC11PFB), an emulation module, a flex cable, and a target head.

3. Each SPGMR system consists of a universal serial programmer (M68SPGMR11) and a programming adapter. It can be used alone or in conjunction with the MMDS11.

A.3 EVS — Evaluation System

The EVS is an economical tool for designing, debugging, and evaluating target systems based on the M68HC11. EVS features include:

- Monitor/debugger firmware
- One-line assembler/disassembler
- Host computer download capability
- Dual memory maps:
 - 64-Kbyte monitor map that includes 16 Kbytes of monitor EPROM
 - M68HC11 E-series user map that includes 64 Kbytes of emulation RAM
- MCU extension input/output (I/O) port for single-chip, expanded, and special-test operation modes
- RS-232C terminal and host I/O ports
- Logic analyzer connector

M68HC11E Family Data Sheet, Rev. 5.1



Development Support



Allowing for Bootstrap Mode

After the MCU sends \$FF [8], it enters the WAIT1 loop [9] and waits for the first data character from the host. When this character is received [10], the MCU programs it into the address pointed to by the Y index register. When the programming time delay is over, the MCU reads the programmed data, transmits it to the host for verification [11], and returns to the top of the WAIT1 loop to wait for the next data character [12]. Because the host previously sent the second data character, it is already waiting in the SCI receiver of the MCU. Steps [13], [14], and [15] correspond to the second pass through the WAIT1 loop.

Back in the host, the first verify character is received, and the third data character is sent [6]. The host then waits for the second verify character [7] to come back from the MCU. The sequence continues as long as the host continues to send data to the MCU. Since the WAIT1 loop in the PROGRAM utility is an indefinite loop, reset is used to end the process in the MCU after the host has finished sending data to be programmed.

Allowing for Bootstrap Mode

Since bootstrap mode requires few connections to the MCU, it is easy to design systems that accommodate bootstrap mode.

Bootstrap mode is useful for diagnosing or repairing systems that have failed due to changes in the CONFIG register or failures of the expansion address/data buses, (rendering programs in external memory useless). Bootstrap mode can also be used to load information into the EPROM or EEPROM of an M68HC11 after final assembly of a module. Bootstrap mode is also useful for performing system checks and calibration routines. The following paragraphs explain system requirements for use of bootstrap mode in a product.

Mode Select Pins

It must be possible to force the MODA and MODB pins to logic 0, which implies that these two pins should be pulled up to V_{DD} through resistors rather than being tied directly to V_{DD} . If mode pins are connected directly to V_{DD} , it is not possible to force a mode other than the one the MCU is hard wired for. It is also good practice to use pulldown resistors to V_{SS} rather than connecting mode pins directly to V_{SS} because it is sometimes a useful debug aid to attempt reset in modes other than the one the system was primarily designed for. Physically, this requirement sometimes calls for the addition of a test point or a wire connected to one or both mode pins. Mode selection only uses the mode pins while RESET is active.

RESET

It must be possible to initiate a reset while the mode select pins are held low. In systems where there is no provision for manual reset, it is usually possible to generate a reset by turning power off and back on.

RxD Pin

It must be possible to drive the PD0/RxD pin with serial data from a host computer (or another MCU). In many systems, this pin is already used for SCI communications; thus no changes are required.



Driving Boot Mode from a Personal Computer

A problem arose with the BASIC programming technique used. The draft versions of this program tried saving the object code bytes directly as binary in a string array. This caused "Out of Memory" or "Out of String Space" errors on both a 2-Mbyte Macintosh and a 640-Kbyte PC. The solution was to make the array an integer array and perform the integer-to-binary conversion on each byte as it is sent to the target part.

The one compromise made to accommodate both Macintosh and PC versions of BASIC is in lines 1500 and 1505. Use line 1500 and comment out line 1505 if the program is to be run on a Macintosh, and, conversely, use line 1505 and comment out line 1500 if a PC is used.

After the COM port is opened, the code to be bootloaded is modified by adding the \$FF to the start of the string. \$FF synchronizes the bootloader in the MC68HC711E9 to 1200 baud. The entire string is simply sent to the COM port by PRINTing the string. This is possible since the string is actually queued in BASIC's COM buffer, and the operating system takes care of sending the bytes out one at a time. The M68HC11 echoes the data received for verification. No automatic verification is provided, though the data is printed to the screen for manual verification.

Once the MCU has received this bootloaded code, the bootloader automatically jumps to it. The small bootloaded program in turn includes a jump to the EPROM programming routine in the boot ROM.

Refer to the previous explanation of the EPROM Programming Utility for the following discussion. The host system sends the first byte to be programmed through the COM port to the SCI of the MCU. The SCI port on the MCU buffers one byte while receiving another byte, increasing the throughput of the EPROM programming operation by sending the second byte while the first is being programmed.

When the first byte has been programmed, the MCU reads the EPROM location and sends the result back to the host system. The host then compares what was actually programmed to what was originally sent. A message indicating which byte is being verified is displayed in the lower half of the screen. If there is an error, it is displayed at the top of the screen.

As soon as the first byte is verified, the third byte is sent. In the meantime, the MCU has already started programming the second byte. This process of verifying and queueing a byte continues until the host finishes sending data. If the programming is completely successful, no error messages will have been displayed at the top of the screen. Subroutines follow the end of the program to handle some of the repetitive tasks. These routines are short, and the commenting in the source code should be sufficient explanation.

Modifications

This example programmed version 3.4 of the BUFFALO monitor into the EPROM of an MC68HC711E9; the changes to the BASIC program to download some other program are minor.

The necessary changes are:

- 1. In line 30, the length of the program to be downloaded must be assigned to the variable CODESIZE%.
- 2. Also in line 30, the starting address of the program is assigned to the variable ADRSTART.
- 3. In line 9570, the start address of the program is stored in the third and fourth items in that DATA statement in hexadecimal.
- 4. If any changes are made to the number of bytes in the boot code in the DATA statements in lines 9500–9580, then the new count must be set in the variable "BOOTCOUNT" in line 25.



Driving Boot Mode from a Personal Computer

Operation

Configure the EVBU for boot mode operation by putting a jumper at J3. Ensure that the trace command jumper at J7 is not installed because this would connect the 12-V programming voltage to the OC5 output of the MCU.

Connect the EVBU to its dc power supply. When it is time to program the MCU EPROM, turn on the 12-volt programming power supply to the new circuitry in the wire-wrap area.

Connect the EVBU serial port to the appropriate serial port on the host system. For the Macintosh, this is the modem port with a modem cable. For the MS-DOS[®] computer, it is connected to COM1 with a straight through or modem cable. Power up the host system and start the BASIC program. If the program has not been compiled, this is accomplished from within the appropriate BASIC compiler or interpreter. Power up the EVBU.

Answer the prompt for filename with either a [RETURN] to accept the default shown or by typing in a new filename and pressing [RETURN].

The program will inform the user that it is working on converting the file from S records to binary. This process will take from 30 seconds to a few minutes, depending on the computer.

A prompt reading, "Comm port open?" will appear at the end of the file conversion. This is the last chance to ensure that everything is properly configured on the EVBU. Pressing [RETURN] will send the bootcode to the target MC68HC711E9. The program then informs the user that the bootload code is being sent to the target, and the results of the echoing of this code are displayed on the screen.

Another prompt reading "Programming is ready to begin. Are you?" will appear. Turn on the 12-volt programming power supply and press [RETURN] to start the actual programming of the target EPROM.

A count of the byte being verified will be updated continually on the screen as the programming progresses. Any failures will be flagged as they occur.

When programming is complete, a message will be displayed as well as a prompt requesting the user to press [RETURN] to quit.

Turn off the 12-volt programming power supply before turning off 5 volts to the EVBU.

[®] MS-DOS is a registered trademark of Microsoft Corporation in the United States and oth175190er countries.



Step 6

After the programming operation is complete, PCbug11 will display this message

Total bytes loaded: \$xxxx

Total bytes programmed: \$yyyy

- You should now remove the programming voltage from P4 connector pin 18, the XIRQ* pin.
- Each ORG directive in your assembly language source will cause a pair of these lines to be generated. For this operation, \$yyyy will be incremented by the size of each block of code programmed into the EPROM of the MC68HC711E9.
- PCbug11 will display the above message whether or not the programming operation was successful. As a precaution, you should have PCbug11 verify your code.
- At the PCbug11 command prompt type: VERF C:\MYPROG\ISHERE.S19

Substitute the name of your program into the command above. Use a full path name if your program is not located in the same directory as PCbug11.

If the verify operation fails, a list of addresses which did not program correctly is displayed. Should this occur, you probably need to erase your part more completely. To do so, allow the MC68HC711E9 to sit for at least 45 minutes under an ultraviolet light source. Attempt the programming operation again. If you have purchased devices in plastic packages (one-time programmable parts), you will need to try again with a new, unprogrammed device.



How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2005. All rights reserved.



M68HC11E Rev. 5.1, 07/2005