



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 25MHz |
| Connectivity | CANbus, I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, HLVD, POR, PWM, WDT |
| Number of I/O | 25 |
| Program Memory Size | 32KB (16K x 16) |
| Program Memory Type | FLASH |
| EEPROM Size | 256 x 8 |
| RAM Size | 1.5K x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.2V ~ 5.5V |
| Data Converters | A/D 8x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 28-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic18f2580-e-so |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



28/40/44-Pin Enhanced Flash Microcontrollers with ECANTM Technology, 10-Bit A/D and nanoWatt Technology

Power-Managed Modes:

- Run: CPU on, Peripherals on
- Idle: CPU off, Peripherals on
- · Sleep: CPU off, Peripherals off
- Idle mode Currents Down to 6.1 μA Typical
- Sleep mode Current Down to 0.2 µA Typical
- Timer1 Oscillator: 1 μA, 32 kHz, 2V
- Watchdog Timer: 1.7 μA
- Two-Speed Oscillator Start-up

Flexible Oscillator Structure:

- Four Crystal modes, up to 40 MHz
- 4x Phase Lock Loop (PLL) Available for Crystal and Internal Oscillators)
- Two External RC modes, up to 4 MHz
- Two External Clock modes, up to 40 MHz
- Internal Oscillator Block:
 - Fast wake from Sleep and Idle, 1 µs typical
 - 8 user-selectable frequencies, from 31 kHz to 8 MHz
 - Provides a complete range of clock speeds,
 - from 31 kHz to 32 MHz when used with PLL
 - User-tunable to compensate for frequency drift
- Secondary Oscillator using Timer1 @ 32 kHz
- Fail-Safe Clock Monitor
 - Allows for safe shutdown if peripheral clock stops

Special Microcontroller Features:

- C Compiler Optimized Architecture with Optional Extended Instruction Set
- 100,000 Erase/Write Cycle Enhanced Flash Program Memory Typical
- 1,000,000 Erase/Write Cycle Data EEPROM Memory Typical
- Flash/Data EEPROM Retention: > 40 Years
- Self-Programmable under Software Control
- Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
- Programmable period from 41 ms to 131sSingle-Supply 5V In-Circuit Serial
- Programming[™] (ICSP[™]) via Two Pins • In-Circuit Debug (ICD) via Two Pins
- Wide Operating Voltage Range: 2.0V to 5.5V

Peripheral Highlights:

- High-Current Sink/Source 25 mA/25 mA
- Three External Interrupts
- One Capture/Compare/PWM (CCP) module
- Enhanced Capture/Compare/PWM (ECCP) module (40/44-pin devices only):
 - One, two or four PWM outputs
 - Selectable polarity
 - Programmable dead time
 - Auto-shutdown and auto-restart
- Master Synchronous Serial Port (MSSP) module Supporting 3-Wire SPI (all 4 modes) and I²C[™] Master and Slave modes
- Enhanced Addressable USART module
 - Supports RS-485, RS-232 and LIN/J2602
 - RS-232 operation using internal oscillator block
 - Auto-wake-up on Start bit
 - Auto-Baud Detect
- 10-Bit, up to 11-Channel Analog-to-Digital Converter (A/D) module, up to 100 ksps
 - Auto-acquisition capability
 - Conversion available during Sleep
- Dual Analog Comparators with Input Multiplexing

ECAN Technology Module Features:

- Message Bit Rates up to 1 Mbps
- Conforms to CAN 2.0B Active Specification
- Fully Backward Compatible with PIC18XXX8 CAN modules
- Three Modes of Operation:
- Legacy, Enhanced Legacy, FIFO
- Three Dedicated Transmit Buffers with Prioritization
- Two Dedicated Receive Buffers
- · Six Programmable Receive/Transmit Buffers
- Three Full 29-Bit Acceptance Masks
- 16 Full 29-Bit Acceptance Filters w/Dynamic Association
- DeviceNet[™] Data Byte Filter Support
- Automatic Remote Frame Handling
- Advanced Error Management Features

| | Program Memory | | Data Memory | | | 40 51 | CCP/ | MS | SSP | RT | | - |
|------------|------------------|-------------------------------|-----------------|-------------------|-----|--------------------|------------------------|-----|-----------------------------|------|-------|----------|
| Device | Flash (bytes) | # Single-Word Instructions | SRAM (bytes) | EEPROM (bytes) | I/O | 10-Bit A/D (ch) | AVD (ch) ECCP (PWM) | SPI | Master I ² C™ | EUSA | Comp. | 8/16-bit |
| PIC18F2480 | 16K | 8192 | 768 | 256 | 25 | 8 | 1/0 | Y | Y | 1 | 0 | 1/3 |
| PIC18F2580 | 32K | 16384 | 1536 | 256 | 25 | 8 | 1/0 | Y | Y | 1 | 0 | 1/3 |
| PIC18F4480 | 16K | 8192 | 768 | 256 | 36 | 11 | 1/1 | Y | Y | 1 | 2 | 1/3 |
| PIC18F4580 | 32K | 16384 | 1536 | 256 | 36 | 11 | 1/1 | Y | Y | 1 | 2 | 1/3 |

Pin Diagrams



4.1.3 CLOCK TRANSITIONS AND STATUS INDICATORS

The length of the transition between clock sources is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Three bits indicate the current clock source and its status. They are:

- OSTS (OSCCON<3>)
- IOFS (OSCCON<2>)
- T1RUN (T1CON<6>)

In general, only one of these bits will be set while in a given power-managed mode. When the OSTS bit is set, the primary clock is providing the device clock. When the IOFS bit is set, the INTOSC output is providing a stable 8 MHz clock source to a divider that actually drives the device clock. When the T1RUN bit is set, the Timer1 oscillator is providing the clock. If none of these bits are set, then either the INTRC clock source is clocking the device, or the INTOSC source is not yet stable.

If the internal oscillator block is configured as the primary clock source by the FOSC<3:0> Configuration bits, then both the OSTS and IOFS bits may be set when in PRI_RUN or PRI_IDLE modes. This indicates that the primary clock (INTOSC output) is generating a stable 8 MHz output. Entering another RC power-managed mode at the same frequency would clear the OSTS bit.

- Note 1: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/FOSC specifications are violated.
 - 2: Executing a SLEEP instruction does not necessarily place the device into Sleep mode. It acts as the trigger to place the controller into either the Sleep mode, or one of the Idle modes, depending on the setting of the IDLEN bit.

4.1.4 MULTIPLE SLEEP COMMANDS

The power-managed mode that is invoked with the SLEEP instruction is determined by the setting of the IDLEN bit at the time the instruction is executed. If another SLEEP instruction is executed, the device will enter the power-managed mode specified by IDLEN at that time. If IDLEN has changed, the device will enter the new power-managed mode specified by the new setting.

Upon resuming normal operation after waking form Sleep or Idle, the internal state machines require at least one TcY delay before another SLEEP instruction can be executed. If two back-to-back SLEEP instructions need to be executed, the process shown in Example 4-1 should be used.

EXAMPLE 4-1: EXECUTING BACK-TO-BACK SLEEP INSTRUCTIONS

```
SLEEP
NOP ; Wait at least 1 Tcy before
executing another SLEEP instruction
SLEEP
```

4.2 Run Modes

In the Run modes, clocks to both the core and peripherals are active. The difference between these modes is the clock source.

4.2.1 PRI_RUN MODE

The PRI_RUN mode is the normal, full-power execution mode of the microcontroller. This is also the default mode upon a device Reset, unless Two-Speed Start-up is enabled (see **Section 25.3 "Two-Speed Start-up"** for details). In this mode, the OSTS bit is set. The IOFS bit may be set if the internal oscillator block is the primary clock source (see **Section 3.7.1 "Oscillator Control Register"**).

4.2.2 SEC_RUN MODE

The SEC_RUN mode is the compatible mode to the "clock switching" feature offered in other PIC18 devices. In this mode, the CPU and peripherals are clocked from the Timer1 oscillator. This gives users the option of lower power consumption while still using a high accuracy clock source.

SEC_RUN mode is entered by setting the SCS<1:0> bits to '01'. The device clock source is switched to the Timer1 oscillator (see Figure 4-1), the primary oscillator is shut down, the T1RUN bit (T1CON<6>) is set and the OSTS bit is cleared.

Note: The Timer1 oscillator should already be running prior to entering SEC_RUN mode. If the T1OSCEN bit is not set when the SCS<1:0> bits are set to '01', entry to SEC_RUN mode will not occur. If the Timer1 oscillator is enabled but not yet running, device clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.

4.4.1 PRI_IDLE MODE

This mode is unique among the three low-power Idle modes, in that it does not disable the primary device clock. For timing-sensitive applications, this allows for the fastest resumption of device operation with its more accurate primary clock source, since the clock source does not have to "warm up" or transition from another oscillator.

PRI_IDLE mode is entered from PRI_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then clear the SCS bits and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC<3:0> Configuration bits. The OSTS bit remains set (see Figure 4-7).

When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval TCSD is required between the wake event and when code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 4-8).

4.4.2 SEC_IDLE MODE

In SEC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the Timer1 oscillator. This mode is entered from SEC_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set the IDLEN bit first, then set the SCS<1:0> bits to '01' and execute SLEEP. When the clock source is switched to the Timer1 oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the T1RUN bit is set.

When a wake event occurs, the peripherals continue to be clocked from the Timer1 oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the Timer1 oscillator. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run (see Figure 4-8).

Note: The Timer1 oscillator should already be running prior to entering SEC_IDLE mode. If the T1OSCEN bit is not set when the SLEEP instruction is executed, the SLEEP instruction will be ignored and entry to SEC_IDLE mode will not occur. If the Timer1 oscillator is enabled but not yet running, peripheral clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.

FIGURE 4-7: TRANSITION TIMING FOR ENTRY TO IDLE MODE Q1 Q2 Q3 Q4 Q1 OSC1 Q1 Q4 Q1 Q1 CPU Clock Q1 Q1 Q1 Q1 Peripheral Clock Q1 Q1 Q1 Q1 Program PC PC PC + 2

FIGURE 4-8: TRANSITION TIMING FOR WAKE FROM IDLE TO RUN MODE



Counter



FIGURE 5-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1





DS39637D-page 52

6.6.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET MODE

The use of Indexed Literal Offset Addressing mode effectively changes how the lower half of Access RAM (00h to 7Fh) is mapped. Rather than containing just the contents of the bottom half of Bank 0, this mode maps the contents from Bank 0 and a user-defined "window" that can be located anywhere in the data memory space. The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described (see **Section 6.3.2 "Access Bank**"). An example of Access Bank remapping in this addressing mode is shown in Figure 6-10.

Remapping of the Access Bank applies *only* to operations using the Indexed Literal Offset mode. Operations that use the BSR (Access RAM bit is '1') will continue to use Direct Addressing as before. Any indirect or indexed operation that explicitly uses any of the indirect file operands (including FSR2) will continue to operate as standard Indirect Addressing. Any instruction that uses the Access Bank, but includes a register address of greater than 05Fh, will use Direct Addressing and the normal Access Bank map.

6.6.4 BSR IN INDEXED LITERAL OFFSET MODE

Although the Access Bank is remapped when the extended instruction set is enabled, the operation of the BSR remains unchanged. Direct Addressing using the BSR to select the data memory bank operates in the same manner as previously described.

FIGURE 6-10: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING



7.2.2 TABLAT – TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

7.2.3 TBLPTR – TABLE POINTER REGISTER

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the Device ID, the user ID and the Configuration bits.

The Table Pointer, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 7-1. These operations on the TBLPTR only affect the low-order 21 bits.

7.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory into TABLAT.

When a TBLWT is executed, the five LSbs of the Table Pointer register (TBLPTR<4:0>) determine which of the 32 program memory holding registers is written to. When the timed write to program memory begins (via the WR bit), the 16 MSbs of the TBLPTR (TBLPTR<21:6>) determine which program memory block of 32 bytes is written to. For more detail, see **Section 7.5 "Writing to Flash Program Memory"**.

When an erase of program memory is executed, the 16 MSbs of the Table Pointer register (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 7-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations.

TABLE 7-1: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

| Example | Operation on Table Pointer |
|--------------------|---|
| TBLRD* TBLWT* | TBLPTR is not modified |
| TBLRD*+ TBLWT*+ | TBLPTR is incremented after the read/write |
| TBLRD*- TBLWT*- | TBLPTR is decremented after the read/write |
| TBLRD+* TBLWT+* | TBLPTR is incremented before the read/write |

FIGURE 7-3: TABLE POINTER BOUNDARIES BASED ON OPERATION



| TABLE 8-1: | REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY |
|------------|--|
| | |

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on Page: | |
|--------|---------------------------|---------------------|---------------|-------------|----------|--------|--------|------------------------|-----------------------------|--|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 55 | |
| EEADR | R EEPROM Address Register | | | | | | | | | |
| EEDATA | EEPROM Data Register | | | | | | | | | |
| EECON2 | EEPROM | Control Regis | ster 2 (not a | physical re | egister) | | | | 57 | |
| EECON1 | EEPGD | CFGS | — | FREE | WRERR | WREN | WR | RD | 57 | |
| IPR2 | OSCFIP | CMIP ⁽¹⁾ | — | EEIP | BCLIP | HLVDIP | TMR3IP | ECCP1IP ⁽¹⁾ | 57 | |
| PIR2 | OSCFIF | CMIF ⁽¹⁾ | — | EEIF | BCLIF | HLVDIF | TMR3IF | ECCP1IF ⁽¹⁾ | 58 | |
| PIE2 | OSCFIE | CMIE ⁽¹⁾ | _ | EEIE | BCLIE | HLVDIE | TMR3IE | ECCP1IE ⁽¹⁾ | 58 | |

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

Note 1: These bits are available in PIC18F4X80 devices and reserved in PIC18F2X80 devices.

17.0 ENHANCED CAPTURE/COMPARE/PWM (ECCP) MODULE

Note: The ECCP1 module is implemented only in PIC18F4X80 (40/44-pin) devices.

In PIC18F4480/4580 devices, ECCP1 is implemented as a standard CCP module with Enhanced PWM capabilities. These include the provision for 2 or 4 output channels, user-selectable polarity, dead-band control and automatic shutdown and restart. The Enhanced features are discussed in detail in **Section 17.4 "Enhanced PWM Mode"**. Capture, Compare and single-output PWM functions of the ECCP module are the same as described for the standard CCP module.

The control register for the Enhanced CCP module is shown in Register 17-1. It differs from the CCP1CON register in PIC18F2480/2580 devices in that the two Most Significant bits are implemented to control PWM functionality.

REGISTER 17-1: ECCP1CON REGISTER (ECCP1 MODULE, PIC18F4480/4580 DEVICES)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---------|---------|--------|--------|---------|---------|---------|---------|
| EPWM1M1 | EPWM1M0 | EDC1B1 | EDC1B0 | ECCP1M3 | ECCP1M2 | ECCP1M1 | ECCP1M0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | | | | | | | | | |
|-----------------|--|--|--|---------------------------------|--|--|--|--|--|--|--|
| R = Readable I | bit | W = Writable bit | U = Unimplemented bit, | read as '0' | | | | | | | |
| -n = Value at P | OR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | | | | | | |
| bit 7-6 | EPWM1M<1:0>: Enhanced PWM Output Configuration bits | | | | | | | | | | |
| | If $FCCP1M<3:2> = 0.0.01.10$ | | | | | | | | | | |
| | xx = P1 | A assigned as Capture/Comp | are input/output: P1B, P1C, F | P1D assigned as port pins | | | | | | | |
| | If FCCP | 1M<3:2> = 11: | | | | | | | | | |
| | 00 = Single output: P1A modulated; P1B, P1C, P1D assigned as port pins 01 = Full-bridge output forward: P1D modulated; P1A active; P1B, P1C inactive 10 = Half-bridge output: P1A, P1B modulated with dead-band control; P1C, P1D assigned as port pins 11 = Full-bridge output reverse; P1B modulated; P1C active; P1A, P1D inactive | | | | | | | | | | |
| hit 5-4 | EDC1B | (1.0) ECCP1 Module PWM I | Duty Cycle bit 1 and bit 0 | | | | | | | | |
| | Capture mode: | | | | | | | | | | |
| | Unused. | | | | | | | | | | |
| | <u>Compar</u> | e mode: | | | | | | | | | |
| | Unused. | | | | | | | | | | |
| | These bits are the two LSbs of the 10-bit PWM duty cycle. The eight MSbs of the duty cycle are found in ECCPR1L. | | | | | | | | | | |
| bit 3-0 | ECCP1M<3:0>: Enhanced CCP1 Mode Select bits | | | | | | | | | | |
| | 0000 = 0001 = | Capture/Compare/PWM off (r Reserved | esets ECCP1 module) | | | | | | | | |
| | 0010 = | Compare mode; toggle outpu | t on match | | | | | | | | |
| | 0011 = | Reserved | | | | | | | | | |
| | 0100 = | Capture mode; every falling e | dge | | | | | | | | |
| | 0101 = | Capture mode; every rising e | dge | | | | | | | | |
| | 0110 = | Capture mode; every 4th risin | ig edge | | | | | | | | |
| | 1000 = | Compare mode: initialize ECC | CP1 pin low: set output on co | mnare match (set ECCP1IE) | | | | | | | |
| | 1000 = | Compare mode: initialize ECC | P1 pin high: clear output on c | ompare match (set ECCP1IF) | | | | | | | |
| | 1010 = | Compare mode; generate sof | tware interrupt only; ECCP1 | pin reverts to I/O state | | | | | | | |
| | 1011 = | Compare mode; trigger speci starts the A/D conversion on I | al event (ECCP1 resets TMR ECCP1 match) | 1 or TMR3, sets ECCP1IF bit and | | | | | | | |
| | 1100 = | PWM mode; P1A, P1C active | -high; P1B, P1D active-high | | | | | | | | |
| | 1101 = | PWM mode; P1A, P1C active | -high; P1B, P1D active-low | | | | | | | | |
| | 1110 = | PWM mode; P1A, P1C active | -low; P1B, P1D active-high | | | | | | | | |
| | 1111 = | PWM mode; P1A, P1C active | -low; P1B, P1D active-low | | | | | | | | |

17.4 Enhanced PWM Mode

The Enhanced PWM mode provides additional PWM output options for a broader range of control applications. The module is a backward compatible version of the standard CCP module and offers up to four outputs, designated P1A through P1D. Users are also able to select the polarity of the signal (either active-high or active-low). The module's output mode and polarity are configured by setting the EPWM1M<1:0> and CCP1M<3:0> bits of the ECCP1CON register.

Figure 17-1 shows a simplified block diagram of PWM operation. All control registers are double-buffered and are loaded at the beginning of a new PWM cycle (the period boundary when Timer2 resets) in order to prevent glitches on any of the outputs. The exception is the ECCP PWM Dead-Band Delay register, ECCP1DEL, which is loaded at either the duty cycle boundary or the boundary period (whichever comes first). Because of the buffering, the module waits until the assigned timer resets instead of starting immediately. This means that Enhanced PWM waveforms, but are instead offset by one full instruction cycle (4 Tosc).

As before, the user must manually configure the appropriate TRIS bits for output.

17.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following equation.

EQUATION 17-1:

$$PWM Period = [(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 Prescale Value)$$

PWM frequency is defined as 1/[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The ECCP1 pin is set (if PWM duty cycle = 0%, the ECCP1 pin will not be set)
- The PWM duty cycle is copied from ECCPR1L into ECCPR1H
 - Note: The Timer2 postscaler (see Section 14.0 "Timer2 Module") is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

FIGURE 17-1: SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODULE



PIC18F2X80/4X80 QC FET QA FET Driver Driver P1A Load P1B FET FET Driver Driver P1C ΩD OP V-P1D

FIGURE 17-7: EXAMPLE OF FULL-BRIDGE OUTPUT APPLICATION

17.4.5.1 Direction Change in Full-Bridge Output Mode

In the Full-Bridge Output mode, the EPWM1M1 bit in the CCP1CON register allows the user to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will assume the new direction on the next PWM cycle.

Just before the end of the current PWM period, the modulated outputs (P1B and P1D) are placed in their inactive state, while the unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction. This occurs in a time interval of (4 Tosc * (Timer2 Prescale Value) before the next PWM period begins. The Timer2 prescaler will be either 1, 4 or 16, depending on the value of the T2CKPS bits (T2CON<1:0>). During the interval from the switch of the unmodulated outputs to the beginning of the next period, the modulated outputs (P1B and P1D) remain inactive. This relationship is shown in Figure 17-8.

Note that in the Full-Bridge Output mode, the CCP1 module does not provide any dead-band delay. In general, since only one output is modulated at all times, dead-band delay is not required. However, there is a situation where a dead-band delay might be required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.

Figure 17-9 shows an example where the PWM direction changes from forward to reverse at a near 100% duty cycle. At time t1, the outputs, P1A and P1D, become inactive, while output, P1C, becomes active. In this example, since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current may flow through power devices, QC and QD (see Figure 17-7), for the duration of 't'. The same phenomenon will occur to power devices, QA and QB, for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, one of the following requirements must be met:

- 1. Reduce PWM for a PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.



FIGURE 22-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

22.2 Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 22-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in **Section 28.0 "Electrical Characteristics"**.

22.3 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

22.4 Effects of a Reset

A device Reset disables the voltage reference by clearing bit, CVREN (CVRCON<7>). This Reset also disconnects the reference from the RA0 pin by clearing bit, CVROE (CVRCON<6>), and selects the high-voltage range by clearing bit, CVRR (CVRCON<5>). The CVR value select bits are also cleared.

22.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RA0 pin if the TRISA<0> bit and the CVROE bit are both set. Enabling the voltage reference output onto the RA0 pin, with an input signal present, will increase current consumption. Connecting RA0 as a digital output with CVRSS enabled will also increase current consumption.

The RA0 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 22-2 shows an example buffering technique.

24.2.3 DEDICATED CAN RECEIVE BUFFER REGISTERS

This section shows the dedicated CAN Receive Buffer registers with their associated control registers.

REGISTER 24-13: RXB0CON: RECEIVE BUFFER 0 CONTROL REGISTER

| Mode 0 | R/C-0 | R/W-0 | R/W-0 | U-0 | R-0 | R/W-0 | R-0 | R-0 | |
|--|---|--|--|--|---|--|--|---|--|
| mode 0 | RXFUL ⁽¹⁾ | RXM1 | RXM0 | | RXRTRRO | RXB0DBEN | JTOFF ⁽²⁾ | FILHIT0 | |
| | P/C 0 | | B۵ | D 0 | D 0 | D 0 | D 0 | PO | |
| Mode 1,2 | R/C-0 | R/W-U RXM1 | | | | K-U FILHIT2 | | | |
| | bit 7 | | KIIKKO | 11211114 | TILIIII | 1 121 111 2 | 1 121 111 1 | hit 0 | |
| | SIC 1 | | | | | | | bit 0 | |
| Legend: | | | C = Clearabl | e bit | | | | | |
| R = Reada | able bit | emented bit, re | ead as '0' | | | | | | |
| -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown | | | | | | | | | |
| | | | | | | | | | |
| DIT / | | eive Full Statu | IS DIL(") | | | | | | |
| | 1 = Receive 0 = Receive | buffer is open | to received in | ew message | e | | | | |
| bit 6 | Mode 0: | | | en meeeug | 0 | | | | |
| | RXM1: Rece | eive Buffer Mo | de bit 1 (comb | ines with R | XM0 to form I | RXM<1:0> bits | s, see bit 5) | | |
| | 11 = Receive | e all messages | s (including the | ose with err | ors); filter crit | eria is ignored | | | |
| | 10 = Receive | e only valid me | essages with e | extended ide | entifier; EXID | EN in RXFnSI | DL must be ' | 1' | |
| | | e only valid me | essages with s | Standard Ide | in the RXFnS | SIDL register | JL must be "0 |)* | |
| | Mode 1. 2: | | ougee de per i | | | ID 2 rogiotor | | | |
| | RXM1: Rece | ive Buffer Mod | de bit 1 | | | | | | |
| | 1 = Receive 0 = Receive | all messages all valid messa | (including thos ages as per ac | se with erro | rs); acceptan ilters | ce filters are ig | Inored | | |
| bit 5 | <u>Mode 0:</u> RXM0: Rece | eive Buffer Mo | de bit 0 (comb | ines with R | XM1 to form I | RXM<1:0>bits | , see bit 6) | | |
| | <u>Mode 1, 2:</u> RTRRO: Rer | mote Transmis | ssion Request | bit for Rece | eived Messag | e (read-only) | | | |
| | 1 = A remote 0 = A remote | e transmission e transmission | request is rec request is not | eived received | | | | | |
| bit 4 | <u>Mode 0:</u> Unimplemer | nted: Read as | ; 'O' | | | | | | |
| | Mode 1, 2: | | | | | | | | |
| | FILHIT4: Filt | er Hit bit 4 | | | | | | | |
| L:1 O | I his bit comb | oines with othe | er bits to form | filter accept | ance bits<4:0 |)>. | | | |
| DIT 3 | RXRTRRO: | Remote Trans | mission Requ | est bit for R | eceived Mes | sage (read-on | ly) | | |
| | 1 = A remote 0 = A remote | e transmission e transmission | request is rec request is not | eived received | | | | | |
| | Mode 1, 2: | | | | | | | | |
| | FILHIT3: Filt This bit comb | er Hit bit 3 pines with othe | er bits to form | filter accept | ance bits<4:0 |)> <u>.</u> | | | |
| Note 1: | This bit is set buffer is read. After clearing not cleared, th | by the CAN m As long as R the RXFUL fla hen RXB0IF is | nodule upon re XFUL is set, n ag, the PIR3 b s set again. | eceiving a m o new mes it, RXB0IF, | nessage and i sage will be lo can be cleare | must be cleare baded and buf ed. If RXB0IF i | ed by softward fer will be cor s cleared, bu | e after the nsidered full. t RXFUL is | |

2: This bit allows same filter jump table for both RXB0CON and RXB1CON.

| DAW | Decimal A | Adjust W Re | gister | DECF | = | Decremer | nt f | | |
|-------------------------------|---|--|--|-----------|------------------------|---|---|------------------|--|
| Syntax: | DAW | | | Syntax | C: | DECF f{,c | l {,a}} | | |
| Operands: | None | | | Opera | nds: | $0 \leq f \leq 255$ | | | |
| Operation: | lf [W<3:0> (W<3:0>) + | >9] or [DC = 1 6 → W<3:0>; |] then, | | d ∈ [0,1] a ∈ [0,1] | | | | |
| | else, | , | | Opera | tion: | $(f) - 1 \rightarrow de$ | est | | |
| | (W<3:0>) – | → W<3:0>; | | Status | Affected: | C, DC, N, C | DV, Z | | |
| | lf [W<7:4> | >9] or [C = 1] f | hen, | Encod | ling: | 0000 | 01da ff | ff ffff | |
| | (W<7:4>) + C = 1, else, (W<7:4>) - | 7:4>) + 6 → W<7:4>; 1, 7:4>) → W<7:4> | | | ption: | Decrement result is sto result is sto | Decrement register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'. | | |
| Status Affected: | С | | | | | lf 'a' is '1', t | he BSR is use | ed to select the | |
| Encoding: 0000 0000 0000 0111 | | | | GPR bank. | | | | | |
| Description: | DAW adjusts resulting fro variables (e and produc result. | the eight-bit of the earlier a com the earlier a each in packed es a correct pa | value in W, addition of two BCD format) acked BCD | | | If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed | | | |
| Words: | 1 | | | | | Literal Offs | set Mode" for | details. | |
| Cycles: | 1 | | | Words | : | 1 | | | |
| Q Cycle Activity: | | | | Cycles | 8: | 1 | | | |
| Q1 | Q2 | Q3 | Q4 | Q Cy | cle Activity: | | | | |
| Decode | Read | Process | Write | F | Q1 | Q2 | Q3 | Q4 | |
| Example 1: | register w | Data | VV | | Decode | Read | Process | Write to | |
| | DAW | | | L | | register i | Dala | destination | |
| Before Instruc | tion | | | Exam | ole: | DECF (| CNT, 1, 0 | I | |
| W | = A5h | | | P | efore Instruc | ction | | | |
| DC | = 0 = 0 | | | _ | CNT | = 01h | | | |
| After Instruction | on | | | | Z | = 0 | | | |
| W | = 05h = 1 | | | P | | = 00h | | | |
| DC | = 0 | | | | Z | = 1 | | | |
| Example 2: | | | | | | | | | |
| Before Instruc | tion | | | | | | | | |
| W C DC | = CEh = 0 = 0 | | | | | | | | |
| After Instructio | on | | | | | | | | |
| W C DC | = 34h = 1 = 0 | | | | | | | | |

26.2 Extended Instruction Set

In addition to the standard 75 instructions of the PIC18 instruction set, PIC18F2480/2580/4480/4580 devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment indirect and indexed addressing operations and the implementation of Indexed Literal Offset Addressing mode for many of the standard PIC18 instructions.

The additional features are disabled by default. To enable them, users must set the XINST Configuration bit.

The instructions in the extended set can all be classified as literal operations, which either manipulate the File Select Registers or use them for indexed addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution.

The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include:

- dynamic allocation and de-allocation of software stack space when entering and leaving subroutines
- function pointer invocation
- software Stack Pointer manipulation
- manipulation of variables located in a software stack

A summary of the instructions in the extended instruction set is provided in Table 26-3. Detailed descriptions are provided in **Section 26.2.2** "**Extended Instruction Set**". The opcode field descriptions in Table 26-1 apply to both the standard and extended PIC18 instruction sets.

Note: The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C; the user may likely never use these instructions directly in assembler. The syntax for these commands is provided as a reference for users who may be reviewing code that has been generated by a compiler.

26.2.1 EXTENDED INSTRUCTION SYNTAX

Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of indexed addressing, it is enclosed in square brackets ("[]"). This is done to indicate that the argument is used as an index or offset. MPASM[™] Assembler will flag an error if it determines that an index or offset value is not bracketed.

When the extended instruction set is enabled, brackets are also used to indicate index arguments in byteoriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 26.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands".

Note: In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ("{}").

| Mnemonic, Operands | | Description | Cycles | 16-E | Bit Instru | Status | | |
|-----------------------|---------------------------------|--|--------|------|------------|---------|------|----------|
| | | Description | Cycles | MSb | | | LSb | Affected |
| ADDFSR | f, k | Add Literal to FSR | 1 | 1110 | 1000 | ffkk | kkkk | None |
| ADDULNK | k | Add Literal to FSR2 and Return | 2 | 1110 | 1000 | 11kk | kkkk | None |
| CALLW | | Call Subroutine using WREG | 2 | 0000 | 0000 | 0001 | 0100 | None |
| MOVSF | z _s , f _d | Move z _s (source) to 1st word | 2 | 1110 | 1011 | 0 z z z | ZZZZ | None |
| | | f _d (destination) 2nd word | | 1111 | ffff | ffff | ffff | |
| MOVSS | z _s , z _d | Move z _s (source) to 1st word | 2 | 1110 | 1011 | 1zzz | ZZZZ | None |
| | | z _d (destination)2nd word | | 1111 | XXXX | XZZZ | ZZZZ | |
| PUSHL | k | Store Literal at FSR2, | 1 | 1110 | 1010 | kkkk | kkkk | None |
| | | Decrement FSR2 | | | | | | |
| SUBFSR | f, k | Subtract Literal from FSR | 1 | 1110 | 1001 | ffkk | kkkk | None |
| SUBULNK | k | Subtract Literal from FSR2 and | 2 | 1110 | 1001 | 11kk | kkkk | None |
| | | Return | | | | | | |

TABLE 26-3: EXTENSIONS TO THE PIC18 INSTRUCTION SET

27.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

27.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

27.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

27.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.









28.4 AC (Timing) Characteristics

28.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created using one of the following formats:

| 1. TppS2ppS | | 3. Tcc:st | (I ² C specifications only) |
|----------------------------|--------------------------------|-----------|--|
| 2. TppS | | 4. Ts | (I ² C specifications only) |
| Т | | | |
| F | Frequency | Т | Time |
| Lowercase le | tters (pp) and their meanings: | | |
| рр | | | |
| сс | CCP1 | osc | OSC1 |
| ck | CLKO | rd | RD |
| cs | CS | rw | RD or WR |
| di | SDI | sc | SCK |
| do | SDO | SS | SS |
| dt | Data in | tO | TOCKI |
| io | I/O port | t1 | T13CKI |
| mc | MCLR | wr | WR |
| Uppercase le | tters and their meanings: | | |
| S | | | |
| F | Fall | Р | Period |
| н | High | R | Rise |
| 1 | Invalid (High-impedance) | V | Valid |
| L | Low | Z | High-impedance |
| I ² C only | | | |
| AA | output access | High | High |
| BUF | Bus free | Low | Low |
| TCC:ST (I ² C s | pecifications only) | | |
| CC | | | |
| HD | Hold | SU | Setup |
| ST | | | |
| DAT | DATA input hold | STO | Stop condition |
| STA | Start condition | | |



| Param No. | Symbol | Characteristic | | Min | Max | Units | Conditions |
|--------------|---------------------------|--|-------------------|---------------|-----|------------|------------|
| 70 | TssL2scH | $\overline{SS} \downarrow$ to SCK \downarrow or SCK \uparrow Input | | 3 Тсү | - | ns | |
| | , TssL2scL | | | | | | |
| 71 | TscH | SCK Input High Time | Continuous | 1.25 Tcy + 30 | | ns | |
| 71A | | | Single Byte | 40 | | ns | (Note 1) |
| 72 | TscL | SCK Input Low Time | Continuous | 1.25 Tcy + 30 | | ns | |
| 72A | | | Single Byte | 40 | — | ns | (Note 1) |
| 73 | TDIV2scH, TDIV2scL | Setup Time of SDI Data Input to SCK E | 20 | | ns | | |
| 73A | Тв2в | Last Clock Edge of Byte1 to the First Cloc | ck Edge of Byte 2 | 1.5 Tcy + 40 | — | ns | (Note 2) |
| 74 | TscH2DIL, TscL2DIL | Hold Time of SDI Data Input to SCK Ed | ge | 40 | | ns | |
| 75 | TDOR | SDO Data Output Rise Time | PIC18FXXXX | | 25 | ns | |
| | | | PIC18LFXXXX | | 45 | ns | VDD = 2.0V |
| 76 | TDOF | SDO Data Output Fall Time | | — | 25 | ns | |
| 77 | TssH2doZ | SS ↑ to SDO Output High-Impedance | | 10 | 50 | ns | |
| 80 | TscH2DoV | SDO Data Output Valid after SCK | PIC18FXXXX | | 50 | ns | |
| | , Edge TscL2DOV | PIC18LFXXXX | | 100 | ns | VDD = 2.0V | |
| 83 | TscH2ssH , TscL2ssH | SS ↑ after SCK Edge | | 1.5 Tcy + 40 | | ns | |

TABLE 28-16: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

Note 1: Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used.



FIGURE 28-15: EXAMPLE SPI SLAVE MODE TIMING (CKE = 1)

| TABLE 28-17: | EXAMPLE SPI SLAVE MODE REQUIREMENTS (| CKE = 1 | ١ |
|--------------|--|--------------------------------------|---|
| | | $\nabla \mathbf{R} = \pm \mathbf{j}$ | , |

| Param No. | Symbol | Characteristic | | Min | Max | Units | Conditions |
|--------------|-----------------------|---|----------------------|---------------|-----|-------|------------|
| 70 | TssL2scH, TssL2scL | $\overline{\text{SS}} \downarrow$ to SCK \downarrow or SCK \uparrow Input | | 3 Тсү | | ns | |
| 71 | TscH | SCK Input High Time | Continuous | 1.25 Tcy + 30 | | ns | |
| 71A | | | Single Byte | 40 | | ns | (Note 1) |
| 72 | TscL | SCK Input Low Time | Continuous | 1.25 Tcy + 30 | | ns | |
| 72A | | | Single Byte | 40 | | ns | (Note 1) |
| 73A | Тв2в | Last Clock Edge of Byte 1 to the first Clock Edge of Byte 2 | | 1.5 Tcy + 40 | | ns | (Note 2) |
| 74 | TscH2DIL, TscL2DIL | Hold Time of SDI Data Input to SCK Edge | | 40 | | ns | |
| 75 | TDOR | SDO Data Output Rise Time | PIC18FXXXX | — | 25 | ns | |
| | | | PIC18 LF XXXX | | 45 | ns | VDD = 2.0V |
| 76 | TDOF | SDO Data Output Fall Time | | — | 25 | ns | |
| 77 | TssH2doZ | SS↑ to SDO Output High-Impedance | | 10 | 50 | ns | |
| 80 | TscH2doV, TscL2doV | A2DOV, SDO Data Output Valid after SCK 2DOV Edge | PIC18FXXXX | — | 50 | ns | |
| | | | PIC18LFXXXX | — | 100 | ns | VDD = 2.0V |
| 82 | TssL2doV | SDO Data Output Valid after $\overline{SS}\downarrow$ Edge | PIC18FXXXX | _ | 50 | ns | |
| | | | PIC18LFXXXX | — | 100 | ns | VDD = 2.0V |
| 83 | TscH2ssH, TscL2ssH | SS ↑ after SCK Edge | • | 1.5 Tcy + 40 | _ | ns | |

Note 1: Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used.