



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	CANbus, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f2580-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Name	Pin Number			Pin	Buffer	Description
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description
						PORTC is a bidirectional I/O port.
RC0/T1OSO/T13CKI RC0 T1OSO T13CKI	15	34	32	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.
RC1/T1OSI RC1 T1OSI	16	35	35	I/O I	ST CMOS	Digital I/O. Timer1 oscillator input.
RC2/CCP1 RC2 CCP1	17	36	36	I/O I/O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM1 output.
RC3/SCK/SCL RC3 SCK	18	37	37	I/O I/O	ST ST	Digital I/O. Synchronous serial clock input/output for SPI mode.
SCL				I/O	l ² C	Synchronous serial clock input/output for I ² C™ mode.
RC4/SDI/SDA RC4 SDI SDA	23	42	42	I/O I I/O	ST ST I ² C	Digital I/O. SPI data in. I ² C data I/O.
RC5/SDO RC5 SDO	24	43	43	I/O O	ST —	Digital I/O. SPI data out.
RC6/TX/CK RC6 TX CK	25	44	44	I/O O I/O	ST — ST	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT).
RC7/RX/DT RC7 RX DT	26	1	1	I/O I I/O	ST ST ST	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK).
Legend: TTL = TTL ST = Schr O = Outp	nitt Trig		ut It with Cl	MOS le		MOS = CMOS compatible input or output = Input

O = Output I^2C = I^2C^{TM} /SMBus input buffer

TABLE 5-4: INITIALIZATION CONI Register Applicable Devices		Power-on Reset, Brown-out Reset	- REGISTERS (CONTIN MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt			
RXF13EIDL ⁽⁶⁾	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	սսսս սսսս
RXF13EIDH ⁽⁶⁾	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	սսսս սսսս
RXF13SIDL ⁽⁶⁾	2480	2580	4480	4580	xxx- x-xx	uuu- u-uu	uuu- u-uu
RXF13SIDH ⁽⁶⁾	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	սսսս սսսս
RXF12EIDL ⁽⁶⁾	2480	2580	4480	4580	XXXX XXXX	นนนน นนนน	นนนน นนนน
RXF12EIDH ⁽⁶⁾	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	սսսս սսսս
RXF12SIDL ⁽⁶⁾	2480	2580	4480	4580	XXX- X-XX	uuu- u-uu	uuu- u-uu
RXF12SIDH ⁽⁶⁾	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	սսսս սսսս
RXF11EIDL ⁽⁶⁾	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	uuuu uuuu
RXF11EIDH ⁽⁶⁾	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	uuuu uuuu
RXF11SIDL ⁽⁶⁾	2480	2580	4480	4580	XXX- X-XX	uuu- u-uu	uuu- u-uu
RXF11SIDH ⁽⁶⁾	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	սսսս սսսս
RXF10EIDL ⁽⁶⁾	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	-uuu uuuu
RXF10EIDH ⁽⁶⁾	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	-uuu uuuu
RXF10SIDL ⁽⁶⁾	2480	2580	4480	4580	XXX- X-XX	uuu- u-uu	-uuu uuuu
RXF10SIDH ⁽⁶⁾	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	-uuu uuuu
RXF9EIDL ⁽⁶⁾	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	-uuu uuuu
RXF9EIDH ⁽⁶⁾	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	-uuu uuuu
RXF9SIDL ⁽⁶⁾	2480	2580	4480	4580	XXX- X-XX	uuu- u-uu	-uuu uuuu
RXF9SIDH ⁽⁶⁾	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	-uuu uuuu
RXF8EIDL ⁽⁶⁾	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	-uuu uuuu
RXF8EIDH ⁽⁶⁾	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	-uuu uuuu
RXF8SIDL ⁽⁶⁾	2480	2580	4480	4580	xxx- x-xx	uuu- u-uu	-uuu uuuu
RXF8SIDH ⁽⁶⁾	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	-uuu uuuu
RXF7EIDL ⁽⁶⁾	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	-uuu uuuu
RXF7EIDH ⁽⁶⁾	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	-uuu uuuu
RXF7SIDL ⁽⁶⁾	2480	2580	4480	4580	xxx- x-xx	uuu- u-uu	-uuu uuuu
RXF7SIDH ⁽⁶⁾	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	-uuu uuuu
RXF6EIDL ⁽⁶⁾	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	-uuu uuuu
RXF6EIDH ⁽⁶⁾	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	-uuu uuuu
RXF6SIDL ⁽⁶⁾	2480	2580	4480	4580	xxx- x-xx	uuu- u-uu	-uuu uuuu
RXF6SIDH ⁽⁶⁾	2480	2580	4480	4580	XXXX XXXX	นนนน นนนน	-uuu uuuu
		l	I				I

TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 5-3 for Reset value for specific condition.
- **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.
- 6: This register reads all '0's until ECAN™ technology is set up in Mode 1 or Mode 2.

6.0 MEMORY ORGANIZATION

There are three types of memory in PIC18 Enhanced microcontroller devices:

- Program Memory
- Data RAM
- Data EEPROM

As Harvard architecture devices, the data and program memories use separate busses; this allows for concurrent access of the two memory spaces. The data EEPROM, for practical purposes, can be regarded as a peripheral device, since it is addressed and accessed through a set of control registers.

Additional detailed information on the operation of the Flash program memory is provided in **Section 7.0 "Flash Program Memory"**. Data EEPROM is discussed separately in **Section 8.0 "Data EEPROM Memory"**.

6.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2-Mbyte program memory space. Accessing a location between upper boundary of the physically implemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).

The PIC18F2480 and PIC18F4480 each have 16 Kbytes of Flash memory and can store up to 8,192 single-word instructions. The PIC18F2580 and PIC18F4580 each have 32 Kbytes of Flash memory and can store up to 16,384 single-word instructions.

PIC18 devices have two interrupt vectors. The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

The program memory maps for PIC18FX480 and PIC18FX580 devices are shown in Figure 6-1.




FIGURE 6-1: PROGRAM MEMORY MAP AND STACK FOR PIC18F2480/2580/4480/4580 DEVICES

Address	Name	Address	Name	Address	Name	Address	Name
EFFh	_	EDFh		EBFh		E9Fh	
EFEh	_	EDEh	_	EBEh	_	E9Eh	_
EFDh	_	EDDh	_	EBDh	_	E9Dh	_
EFCh	_	EDCh	_	EBCh	_	E9Ch	_
EFBh	_	EDBh	_	EBBh	_	E9Bh	_
EFAh	_	EDAh	_	EBAh	_	E9Ah	_
EF9h	_	ED9h	_	EB9h	_	E99h	_
EF8h	_	ED8h	_	EB8h	_	E98h	_
EF7h	—	ED7h	_	EB7h	_	E97h	_
EF6h	_	ED6h	_	EB6h	_	E96h	_
EF5h	_	ED5h	_	EB5h	_	E95h	_
EF4h	_	ED4h	_	EB4h	_	E94h	_
EF3h	_	ED3h	_	EB3h	_	E93h	_
EF2h	_	ED2h	_	EB2h	_	E92h	_
EF1h	—	ED1h	_	EB1h	_	E91h	_
EF0h	—	ED0h	_	EB0h	_	E90h	_
EEFh	_	ECFh	_	EAFh	_	E8Fh	_
EEEh	—	ECEh	_	EAEh	_	E8Eh	_
EEDh	—	ECDh	_	EADh	_	E8Dh	_
EECh	_	ECCh	_	EACh	_	E8Ch	_
EEBh	—	ECBh	_	EABh	_	E8Bh	_
EEAh	_	ECAh	_	EAAh	_	E8Ah	_
EE9h	_	EC9h	_	EA9h	_	E89h	_
EE8h	—	EC8h	_	EA8h	_	E88h	_
EE7h	—	EC7h	_	EA7h	_	E87h	_
EE6h	_	EC6h	_	EA6h	_	E86h	_
EE5h	_	EC5h	_	EA5h	_	E85h	_
EE4h	_	EC4h	_	EA4h	_	E84h	_
EE3h		EC3h	—	EA3h		E83h	
EE2h		EC2h	_	EA2h		E82h	
EE1h	_	EC1h	—	EA1h	_	E81h	_
EE0h		EC0h	_	EA0h	_	E80h	
	Pagiatora available only		V90 dovices: other		ators road as 'o'		

TABLE 6-1:SPECIAL FUNCTION REGISTER MAP FOR
PIC18F2480/2580/4480/4580 DEVICES (CONTINUED)

Note 1: Registers available only on PIC18F4X80 devices; otherwise, the registers read as '0'.

2: When any TX_ENn bit in RX_TX_SELn is set, then the corresponding bit in this register has transmit properties.

3: This is not a physical register.

EXAMPLE 7-3:	WRITIN	G TO FLASH PROGRA	AM MEMORY (CONTINUED)
PROGRAM MEMORY			
_	BSF	EECON1, EEPGD	; point to Flash program memory
	BCF	EECON1, CFGS	; access Flash program memory
	BSF	EECON1, WREN	; enable write to memory
	BCF	INTCON, GIE	; disable interrupts
	MOVLW	55h	
Required	MOVWF	EECON2	; write 55h
Sequence	MOVLW	0AAh	
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start program (CPU stall)
	DECFSZ	COUNTER1	
	BRA	WRITE BUFFER BACK	
	BSF	INTCON, GIE	; re-enable interrupts
	BCF	EECON1, WREN	; disable write to memory

7.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

7.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. If the write operation is interrupted by a MCLR Reset or a WDT time-out Reset during normal operation, the user can check the WRERR bit and rewrite the location(s) as needed.

7.5.4 PROTECTION AGAINST SPURIOUS WRITES

To protect against spurious writes to Flash program memory, the write initiate sequence must also be followed. See **Section 25.0** "**Special Features of the CPU**" for more detail.

7.6 Flash Program Operation During Code Protection

See Section 25.5 "Program Verification and Code Protection" for details on code protection of Flash program memory.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
TBLPTRU	bit21 ⁽³⁾ Program Memory Table Pointer Upper Byte (TBLPTR<20:16>)								55
TBPLTRH	RH Program Memory Table Pointer High Byte (TBLPTR<15:8>)								55
TBLPTRL	Program Memory Table Pointer High Byte (TBLPTR<7:0>)						55		
TABLAT	Program Memory Table Latch							55	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	55
EECON2	EEPROM Control Register 2 (not a physical register)							57	
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	57
IPR2	OSCFIP	CMIP ⁽²⁾	_	EEIP	BCLIP	HLVDIP	TMR3IP	ECCP1IP ⁽¹⁾	57
PIR2	OSCFIF	CMIF ⁽²⁾	_	EEIF	BCLIF	HLVDIF	TMR3IF	ECCP1IF ⁽¹⁾	58
PIE2	OSCFIE	CMIE ⁽²⁾	_	EEIE	BCLIE	HLVDIE	TMR3IE	ECCP1IE ⁽¹⁾	58

 TABLE 7-2:
 REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

Note 1: These bits are available in PIC18F4X80 devices only.

- 2: These bits are available in PIC18F4X80 devices and reserved in PIC18F2X80 devices.
- **3:** This bit is available only in Test mode and Serial Programming mode.

11.3 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bidirectional port. The corresponding Data Direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

The Output Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register read and write the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions (Table 11-5). The pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

Note: On a Power-on Reset, these pins are configured as digital inputs.

The contents of the TRISC register are affected by peripheral overrides. Reading TRISC always returns the current contents, even though a peripheral device may be overriding one or more of the pins.

EXAMPLE 11-3: INITIALIZING PORTC

CLRF	PORTC	; Initialize PORTC by ; clearing output
		; data latches
CLRF	LATC	; Alternate method
		; to clear output
		; data latches
MOVLW	OCFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISC	,
		; RC<5:4> as outputs
		; RC<7:6> as inputs

12.1 Timer0 Operation

Timer0 can operate as either a timer or a counter; the mode is selected by clearing the T0CS bit (T0CON<5>). In Timer mode, the module increments on every clock by default unless a different prescaler value is selected (see **Section 12.3 "Prescaler"**). If the TMR0 register is written to, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

The Counter mode is selected by setting the T0CS bit (= 1). In Counter mode, Timer0 increments either on every rising or falling edge of pin, RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (T0CON<4>); clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.


An external clock source can be used to drive Timer0; however, it must meet certain requirements to ensure that the external clock can be synchronized with the internal phase clock (Tosc). There is a delay between synchronization and the onset of incrementing the timer/counter.

12.2 Timer0 Reads and Writes in 16-Bit Mode


TMR0H is not the actual high byte of Timer0 in 16-bit mode; it is actually a buffered version of the real high byte of Timer0, which is not directly readable nor writable (refer to Figure 12-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.

Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.









16.3 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the CCP1 pin can be:

- driven high
- · driven low
- toggled (high-to-low or low-to-high)
- remain unchanged (that is, reflects the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (ECCP1M<3:0>). At the same time, the interrupt flag bit, ECCP1IF, is set.

16.3.1 CCP PIN CONFIGURATION

The user must configure the CCP1 pin as an output by clearing the appropriate TRIS bit.

Note:	Clearing the CCP1CON register will force
	the RC2 compare output latch (depending
	on device configuration) to the default low
	level. This is not the PORTC I/O data
	latch.

16.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

16.3.3 SOFTWARE INTERRUPT MODE


When the Generate Software Interrupt mode is chosen (CCP1M<3:0> = 1010), the CCP1 pin is not affected. Only a CCP interrupt is generated, if enabled, and the CCP1IE bit is set.


16.3.4 SPECIAL EVENT TRIGGER


Both CCP modules are equipped with a Special Event Trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The Special Event Trigger is enabled by selecting the Compare Special Event Trigger mode (CCP1M<3:0> = 1011).

For either CCP module, the Special Event Trigger resets the Timer register pair for whichever timer resource is currently assigned as the module's time base. This allows the CCPR1 registers to serve as a programmable period register for either timer.

FIGURE 16-2: COMPARE MODE OPERATION BLOCK DIAGRAM







19.1 Baud Rate Generator (BRG)

The BRG is a dedicated, 8-bit or 16-bit generator that supports both the Asynchronous and Synchronous modes of the EUSART. By default, the BRG operates in 8-bit mode; setting the BRG16 bit (BAUDCON<3>) selects 16-bit mode.

The SPBRGH:SPBRG register pair controls the period of a free running timer. In Asynchronous mode, bits BRGH (TXSTA<2>) and BRG16 (BAUDCON<3>) also control the baud rate. In Synchronous mode, BRGH is ignored. Table 19-1 shows the formula for computation of the baud rate for different EUSART modes which only apply in Master mode (internally generated clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRGH:SPBRG registers can be calculated using the formulas in Table 19-1. From this, the error in baud rate can be determined. An example calculation is shown in Example 19-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 19-2. It may be advantageous to use the high baud rate (BRGH = 1) or the 16-bit BRG to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency.

Writing a new value to the SPBRGH:SPBRG registers causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

Note: BRG value of '0' is not supported.

19.1.1 OPERATION IN POWER-MANAGED MODES

The device clock is used to generate the desired baud rate. When one of the power-managed modes is entered, the new clock source may be operating at a different frequency. This may require an adjustment to the value in the SPBRG register pair.

19.1.2 SAMPLING


The data on the RX pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin when SYNC is clear or when BRG16 and BRGH are both not set. The data on the RX pin is sampled once when SYNC is set or when BRGH16 and BRGH are both set.

TABLE 13-1. DAGD RATE FORMIGEAS	TABLE 19-1:	BAUD RATE FORMULAS
---------------------------------	-------------	--------------------

Configuration Bits		its		Doud Data Formula	
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Rate Formula	
0	0	0	8-bit/Asynchronous	Fosc/[64 (n + 1)]	
0	0	1	8-bit/Asynchronous	$\Gamma_{000}/[16(n+1)]$	
0	1	0	16-bit/Asynchronous	Fosc/[16 (n + 1)]	
0	1	1	16-bit/Asynchronous		
1	0	х	8-bit/Synchronous	Fosc/[4 (n + 1)]	
1	1	х	16-bit/Synchronous		

Legend: x = Don't care, n = value of SPBRGH:SPBRG register pair

NOTES:



$\label{eq:register24-28: BnEIDH: TX/RX BUFFER n EXTENDED IDENTIFIER REGISTERS, \\ HIGH BYTE IN RECEIVE MODE [0 \le n \le 5, TXnEN (BSEL0<n>) = 0]^{(1)}$

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 7							bit 0
Legend:							

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID<15:8>: Extended Identifier bits

Note 1: These registers are available in Mode 1 and 2 only.

$\label{eq:register24-29: BnEIDH: TX/RX BUFFER n EXTENDED IDENTIFIER REGISTERS, \\ HIGH BYTE IN TRANSMIT MODE [0 \le n \le 5, TXnEN (BSEL0<n>) = 1]^{(1)}$

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID15 | EID14 | EID13 | EID12 | EID11 | EID10 | EID9 | EID8 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **EID<15:8>:** Extended Identifier bits

Note 1: These registers are available in Mode 1 and 2 only.

$\label{eq:register24-30:BnEIDL: TX/RX BUFFER n EXTENDED IDENTIFIER REGISTERS, \\ LOW BYTE IN RECEIVE MODE [0 \le n \le 5, TXnEN (BSEL<n>) = 0]^{(1)}$

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown					nown		

bit 7-0 EID<7:0>: Extended Identifier bits

Note 1: These registers are available in Mode 1 and 2 only.

ANDWF	AND W wi	ith f		
Syntax:	ANDWF	f {,d {,a}	}	
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$			
Operation:	(W) .AND. ((f) \rightarrow des	t	
Status Affected:	N, Z			
Encoding:	0001	01da	fff	f ffff
Description:		f 'd' is '0' 5 '1', the r	the re	D'ed with esult is stored s stored back
	,			k is selected. I to select the
	set is enable in Indexed I mode when Section 26.	ed, this in _iteral Of ever f ≤ 9 .2.3 "Byt d Instru	nstruc fset A 95 (5F e-Ori c ctions	h). See ented and s in Indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proce Data		Write to destination
Example:	ANDWF	REG,), 0	
Before Instruc W REG After Instructic	= 17h = C2h			
W REG	= 02h = C2h			

вс	BC Branch if Carry								
Synta	ax:	BC n	BC n						
Oper	ands:	-128 ≤ n ≤ 1	$-128 \le n \le 127$						
Oper	ation:		if Carry bit is '1', (PC) + 2 + 2n \rightarrow PC						
Statu	s Affected:	None							
Enco	ding:	1110	0010	nnnn	nnnn				
Desc	ription:	If the Carry will branch.	bit is '1',	then the	program				
The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.									
Word	ls:	1							
Cycle	es:	1(2)	1(2)						
Q C If Ju	ycle Activity: mp:								
	Q1	Q2	Q3		Q4				
	Decode	Read literal 'n'	Proces Data	s Wr	te to PC				
	No	No	No		No				
	operation	operation	operation	on op	eration				
lf No	o Jump:								
	Q1	Q2	Q3		Q4				
	Decode	Read literal 'n'	Proces Data	-	No eration				
			Dala	l of					
Example: HERE BC 5									
Before Instruction									
	PC = address (HERE)								
	After Instruction								

=	address	(HERE)		
=	1;			
=		(HERE	+	12)
=	-,			
=	address	(HERE	+	2)
	= = = =	= 1; = address = 0;	= 1; = address (HERE = 0;	= address (HERE +

DEC	FSZ	Decrement f, Skip if 0						
Synta	ax:	DECFSZ f	{,d {,a}}					
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$	d ∈ [0,1]					
Oper	ation:	(f) – 1 \rightarrow de skip if result						
Statu	s Affected:	None						
Enco	oding:	0010	11da fff	f ffff				
Desc	ription:	decremente placed in W placed back If the result which is alra and a NOP i it a two-cyci If 'a' is '0', th If 'a' is '0', th GPR bank. If 'a' is '0' an set is enable in Indexed I mode when Section 26 Bit-Oriente	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'. If the result is '0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f \leq 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Word	ls:	1						
Cycle	es:		ycles if skip a a 2-word instr					
QC	ycle Activity:							
	Q1	Q2	Q3	Q4				
	Decode	Read register 'f'	Process Data	Write to destination				
lf sk	ip:	register i	Data	destination				
	Q1	Q2	Q3	Q4				
	No	No	No	No				
lf als	operation	operation	operation	operation				
II SK	up and tollowe Q1	d by 2-word in: Q2	Q3	Q4				
	No	No	No	No				
	operation	operation	operation	operation				
	No operation	No operation	No operation	No operation				
<u>Exan</u>	nple:	HERE	DECFSZ CNT, 1, GOTO LOOP					
	Before Instruc PC After Instructio	= Address	6 (HERE)					
	CNT If CNT PC	= CNT – 1 = 0; = Address)				
	If CNT PC	≠ 0; = Address	G (HERE + 2)				

DCFS	DCFSNZ Decrement f, Skip if not 0						
Syntax		DCFSNZ	f {,d {,a}}				
Opera	nds:	$0 \le f \le 255$					
		d ∈ [0,1] a ∈ [0,1]					
Opera	tion:	$(f) - 1 \rightarrow de$	est.				
		skip if resu	-				
Status	Affected:	None					
Encod	ing:	0100	11da i	fff	ffff		
Descri Words Cycles		The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'. If the result is not '0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
,			cycles if skip a 2-word ir				
Q Cyc	cle Activity:			1011 4011	011.		
-	Q1	Q2	Q3		Q4		
	Decode	Read	Process		Write to		
		register 'f'	Data	de	estination		
lf skip	Q1	Q2	Q3		Q4		
Γ	No	No	No		No		
	operation	operation	operation	n o	peration		
lf skip	and followe	d by 2-word in	struction:				
—	Q1	Q2	Q3		Q4		
	No	No	No		No		
_	operation	operation	operatior No	1 0	peration		
	No operation	No operation	operation	n o	No peration		
∟ Examp B		HERE ZERO NZERO		TEMP,	•		
	TEMP	=	?				
A	fter Instruction	on =	TEMP –	1.			
	If TEMP	=	0;				
	PC If TEMP	= ≠	Address 0;	(ZER	0)		
	PC	=	Address	(NZE	RO)		





FIGURE 28-6: CLKO AND I/O TIMING

TABLE 28-9: CLKO AND I/O TIMING REQUIREMENTS

Param No.	Symbol	Characteris	tic	Min	Тур	Мах	Units	Conditions
10	TosH2ckL	OSC1 ↑ to CLKO ↓		—	75	200	ns	(Note 1)
11	TosH2ск Н	OSC1 ↑ to CLKO ↑		—	75	200	ns	(Note 1)
12	TCKR	CLKO Rise Time		—	35	100	ns	(Note 1)
13	ТскF	CLKO Fall Time		—	35	100	ns	(Note 1)
14	TckL2IoV	CLKO \downarrow to Port Out Valid		—		0.5 Tcy + 20	ns	(Note 1)
15	TIOV2CKH	Port In Valid before CLKC) ↑	0.25 Tcy + 25	_	—	ns	(Note 1)
16	TckH2iol	Port In Hold after CLKO 1	、	0		—	ns	(Note 1)
17	TosH2IoV	OSC1 ↑ (Q1 cycle) to Por	t Out Valid		50	150	ns	
18	TosH2iol	OSC1 ↑ (Q2 cycle) to Port	PIC18FXXXX	100	_	—	ns	
18A		Input Invalid (I/O in hold time)	PIC18LFXXXX	200	_	—	ns	VDD = 2.0V
19	TioV2osH	Port Input Valid to OSC1 ↑ setup time)	(I/O in	0		—	ns	
20	TIOR	Port Output Rise Time	PIC18FXXXX	—	10	25	ns	
20A			PIC18LFXXXX	—	_	60	ns	VDD = 2.0V
21	TIOF	Port Output Fall Time	PIC18FXXXX		10	25	ns	
21A			PIC18LFXXXX	_		60	ns	VDD = 2.0V
22†	TINP	INTx Pin High or Low Tim	e	Тсү	_	—	ns	
23†	Trbp	RB<7:4> Change INTx Hi	gh or Low Time	Тсү	—	—	ns	
24†	TRCP	RC<7:4> Change INTx Hi	gh or Low Time	20			ns	

† These parameters are asynchronous events not related to any internal clock edges.


Note 1: Measurements are taken in RC mode, where CLKO output is 4 x Tosc.



Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
73	TDIV2scH, TDIV2scL	Setup Time of SDI Data Input to	SCK Edge	100	_	ns	
74	TscH2DIL, TscL2DIL	Hold Time of SDI Data Input to SCK Edge		100		ns	
75	TDOR	SDO Data Output Rise Time	PIC18FXXXX	—	25	ns	
			PIC18LFXXXX	—	45	ns	VDD = 2.0V
76	TDOF	SDO Data Output Fall Time		—	25	ns	
78	TscR	SCK Output Rise Time	PIC18FXXXX	—	25	ns	
			PIC18LFXXXX	—	45	ns	VDD = 2.0V
79	TscF	SCK Output Fall Time		—	25	ns	
80	TscH2doV,	SDO Data Output Valid after	PIC18FXXXX	—	50	ns	
	TscL2doV	SCK Edge	PIC18LFXXXX	_	100	ns	VDD = 2.0V

TABLE 28-14: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)


29.1 Package Marking Information (Continued)



Example



44-Lead TQFP



Example



44-Lead QFN



Example



APPENDIX E: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN716, "Migrating Designs from PIC16C74A/74B to PIC18C442.*" The changes discussed, while device specific, are generally applicable to all mid-range to enhanced device migrations.

This Application Note is available as Literature Number DS00716.

APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN726, "PIC17CXXX to PIC18CXXX Migration.*" This Application Note is available as Literature Number DS00726.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

03/26/09