



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f2580-i-so

3.7.1 OSCILLATOR CONTROL REGISTER

The OSCCON register (Register 3-2) controls several aspects of the device clock's operation, both in full-power operation and in power-managed modes.

The System Clock Select bits, SCS<1:0>, select the clock source. The available clock sources are the primary clock (defined by the FOSC<3:0> Configuration bits), the secondary clock (Timer1 oscillator) and the internal oscillator block. The clock source changes immediately after one or more of the bits is written to, following a brief clock transition interval. The SCS bits are cleared on all forms of Reset.

The Internal Oscillator Frequency Select bits, IRCF<2:0>, select the frequency output of the internal oscillator block to drive the device clock. The choices are the INTRC source, the INTOSC source (8 MHz) or one of the frequencies derived from the INTOSC post-scaler (31 kHz to 4 MHz). If the internal oscillator block is supplying the device clock, changing the states of these bits will have an immediate change on the internal oscillator's output. On device Resets, the default output frequency of the internal oscillator block is set at 1 MHz

When an output frequency of 31 kHz is selected (IRCF<2:0> = 000), users may choose which internal oscillator acts as the source. This is done with the INTSRC bit in the OSCTUNE register (OSCTUNE<7>). Setting this bit selects INTOSC as a 31.25 kHz clock source by enabling the divide-by-256 output of the INTOSC postscaler. Clearing INTSRC selects INTRC (nominally 31 kHz) as the clock source.

This option allows users to select the tunable and more precise INTOSC as a clock source, while maintaining power savings with a very low clock speed. Regardless of the setting of INTSRC, INTRC always remains the clock source for features such as the Watchdog Timer and the Fail-Safe Clock Monitor.

The OSTS, IOFS and T1RUN bits indicate which clock source is currently providing the device clock. The OSTS bit indicates that the Oscillator Start-up Timer (OST) has timed out and the primary clock is providing the device clock in primary clock modes. The IOFS bit indicates when the internal oscillator block has stabilized and is providing the device clock in RC Clock modes. The T1RUN bit (T1CON<6>) indicates when the Timer1 oscillator is providing the device clock in secondary clock modes. In power-managed modes, only one of these three bits will be set at any time. If none of these bits are set, the INTRC is providing the clock or the internal oscillator block has just started and is not yet stable.

The IDLEN bit determines if the device goes into Sleep mode or one of the Idle modes when the SLEEP instruction is executed.

The use of the flag and control bits in the OSCCON register is discussed in more detail in **Section 4.0** "Power-Managed Modes".

- Note 1: The Timer1 oscillator must be enabled to select the secondary clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control register (T1CON<3>). If the Timer1 oscillator is not enabled, then any attempt to select a secondary clock source when executing a SLEEP instruction will be ignored.
 - 2: It is recommended that the Timer1 oscillator be operating and stable before executing the SLEEP instruction, or a very long delay may occur while the Timer1 oscillator starts.

3.7.2 OSCILLATOR TRANSITIONS

PIC18F2480/2580/4480/4580 devices contain circuitry to prevent clock "glitches" when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Clock transitions are discussed in greater detail in **Section 4.1.2 "Entering Power-Managed Modes"**.

5.0 RESET

The PIC18F2480/2580/4480/4580 devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during power-managed modes
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset

This section discusses Resets generated by MCLR, POR and BOR, and covers the operation of the various start-up timers. Stack Reset events are covered in Section 6.1.2.4 "Stack Full and Underflow Resets". WDT Resets are covered in Section 25.2 "Watchdog Timer (WDT)".

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 5-1.

5.1 RCON Register

Device Reset events are tracked through the RCON register (Register 5-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be cleared by the event and must be set by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in **Section 5.6 "Reset State of Registers"**.

The RCON register also has control bits for setting interrupt priority (IPEN) and software control of the BOR (SBOREN). Interrupt priority is discussed in Section 10.0 "Interrupts". BOR is covered in Section 5.4 "Brown-out Reset (BOR)".

FIGURE 5-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT




TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Register	Арр	olicabl	e Devi	ces	Power-o Brown-o	,	WDT RESET In	Resets, Reset, struction, Resets	Wake-up or Into	via WDT errupt
RXF3SIDL	2480	2580	4480	4580	XXX-	X-XX	uuu-	u-uu	uuu-	u-uu
RXF3SIDH	2480	2580	4480	4580	XXXX	XXXX	uuuu	uuuu	uuuu	uuuu
RXF2EIDL	2480	2580	4480	4580	XXXX	XXXX	uuuu	uuuu	uuuu	uuuu
RXF2EIDH	2480	2580	4480	4580	XXXX	XXXX	uuuu	uuuu	uuuu	uuuu
RXF2SIDL	2480	2580	4480	4580	XXX-	X-XX	uuu-	u-uu	uuu-	u-uu
RXF2SIDH	2480	2580	4480	4580	XXXX	XXXX	uuuu	uuuu	uuuu	uuuu
RXF1EIDL	2480	2580	4480	4580	XXXX	XXXX	uuuu	uuuu	uuuu	uuuu
RXF1EIDH	2480	2580	4480	4580	XXXX	XXXX	uuuu	uuuu	uuuu	uuuu
RXF1SIDL	2480	2580	4480	4580	xxx-	x-xx	uuu-	u-uu	uuu-	u-uu
RXF1SIDH	2480	2580	4480	4580	XXXX	XXXX	uuuu	uuuu	uuuu	uuuu
RXF0EIDL	2480	2580	4480	4580	XXXX	XXXX	uuuu	uuuu	uuuu	uuuu
RXF0EIDH	2480	2580	4480	4580	XXXX	XXXX	uuuu	uuuu	uuuu	uuuu
RXF0SIDL	2480	2580	4480	4580	XXX-	X-XX	uuu-	u-uu	uuu-	u-uu
RXF0SIDH	2480	2580	4480	4580	XXXX	XXXX	uuuu	uuuu	uuuu	uuuu
B5D7 ⁽⁶⁾	2480	2580	4480	4580	XXXX	XXXX	uuuu	uuuu	uuuu	uuuu
B5D6 ⁽⁶⁾	2480	2580	4480	4580	XXXX	XXXX	uuuu	uuuu	uuuu	uuuu
B5D5 ⁽⁶⁾	2480	2580	4480	4580	XXXX	XXXX	uuuu	uuuu	uuuu	uuuu
B5D4 ⁽⁶⁾	2480	2580	4480	4580	XXXX	XXXX	uuuu	uuuu	uuuu	uuuu
B5D3 ⁽⁶⁾	2480	2580	4480	4580	XXXX	XXXX	uuuu	uuuu	uuuu	uuuu
B5D2 ⁽⁶⁾	2480	2580	4480	4580	XXXX	XXXX	uuuu	uuuu	uuuu	uuuu
B5D1 ⁽⁶⁾	2480	2580	4480	4580	XXXX	XXXX	uuuu	uuuu	uuuu	uuuu
B5D0 ⁽⁶⁾	2480	2580	4480	4580	XXXX	xxxx	uuuu	uuuu	uuuu	uuuu
B5DLC ⁽⁶⁾	2480	2580	4480	4580	-xxx	xxxx	-uuu	uuuu	-uuu	uuuu
B5EIDL ⁽⁶⁾	2480	2580	4480	4580	XXXX	xxxx	uuuu	uuuu	uuuu	uuuu
B5EIDH ⁽⁶⁾	2480	2580	4480	4580	XXXX	xxxx	uuuu	uuuu	uuuu	uuuu
B5SIDL ⁽⁶⁾	2480	2580	4480	4580	XXXX	x-xx	uuuu	u-uu	uuuu	u-uu
B5SIDH ⁽⁶⁾	2480	2580	4480	4580	XXXX	x-xx	uuuu	u-uu	uuuu	u-uu
B5CON ⁽⁶⁾	2480	2580	4480	4580	0000	0000	0000	0000	uuuu	uuuu
B4D7 ⁽⁶⁾	2480	2580	4480	4580	XXXX	xxxx	uuuu	uuuu	uuuu	uuuu
B4D6 ⁽⁶⁾	2480	2580	4480	4580	XXXX	XXXX	uuuu	uuuu	uuuu	uuuu
B4D5 ⁽⁶⁾	2480	2580	4480	4580	XXXX	XXXX	uuuu	uuuu	uuuu	uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

- Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
 - 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
 - **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
 - **4:** See Table 5-3 for Reset value for specific condition.
 - **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.
 - **6:** This register reads all '0's until ECAN™ technology is set up in Mode 1 or Mode 2.

TABLE 6-1: SPECIAL FUNCTION REGISTER MAP FOR PIC18F2480/2580/4480/4580 DEVICES (CONTINUED)

Address	Name	Address	Name	Address	Name	Address	Name
F7Fh	_	F5Fh	CANCON_RO0	F3Fh	CANCON_RO2	F1Fh	RXM1EIDL
F7Eh	_	F5Eh	CANSTAT_RO0	F3Eh	CANSTAT_RO2	F1Eh	RXM1EIDH
F7Dh	_	F5Dh	RXB1D7	F3Dh	TXB1D7	F1Dh	RXM1SIDL
F7Ch	_	F5Ch	RXB1D6	F3Ch	TXB1D6	F1Ch	RXM1SIDH
F7Bh	_	F5Bh	RXB1D5	F3Bh	TXB1D5	F1Bh	RXM0EIDL
F7Ah	_	F5Ah	RXB1D4	F3Ah	TXB1D4	F1Ah	RXM0EIDH
F79h	_	F59h	RXB1D3	F39h	TXB1D3	F19h	RXM0SIDL
F78h	_	F58h	RXB1D2	F38h	TXB1D2	F18h	RXM0SIDH
F77h	ECANCON	F57h	RXB1D1	F37h	TXB1D1	F17h	RXF5EIDL
F76h	TXERRCNT	F56h	RXB1D0	F36h	TXB1D0	F16h	RXF5EIDH
F75h	RXERRCNT	F55h	RXB1DLC	F35h	TXB1DLC	F15h	RXF5SIDL
F74h	COMSTAT	F54h	RXB1EIDL	F34h	TXB1EIDL	F14h	RXF5SIDH
F73h	CIOCON	F53h	RXB1EIDH	F33h	TXB1EIDH	F13h	RXF4EIDL
F72h	BRGCON3	F52h	RXB1SIDL	F32h	TXB1SIDL	F12h	RXF4EIDH
F71h	BRGCON2	F51h	RXB1SIDH	F31h	TXB1SIDH	F11h	RXF4SIDL
F70h	BRGCON1	F50h	RXB1CON	F30h	TXB1CON	F10h	RXF4SIDH
F6Fh	CANCON	F4Fh	CANCON_RO1	F2Fh	CANCON_RO3	F0Fh	RXF3EIDL
F6Eh	CANSTAT	F4Eh	CANSTAT_RO1	F2Eh	CANSTAT_RO3	F0Eh	RXF3EIDH
F6Dh	RXB0D7	F4DH	TXB0D7	F2Dh	TXB2D7	F0Dh	RXF3SIDL
F6Ch	RXB0D6	F4Ch	TXB0D6	F2Ch	TXB2D6	F0Ch	RXF3SIDH
F6Bh	RXB0D5	F4Bh	TXB0D5	F2Bh	TXB2D5	F0Bh	RXF2EIDL
F6Ah	RXB0D4	F4Ah	TXB0D4	F2Ah	TXB2D4	F0Ah	RXF2EIDH
F69h	RXB0D3	F49h	TXB0D3	F29h	TXB2D3	F09h	RXF2SIDL
F68h	RXB0D2	F48h	TXB0D2	F28h	TXB2D2	F08h	RXF2SIDH
F67h	RXB0D1	F47h	TXB0D1	F27h	TXB2D1	F07h	RXF1EIDL
F66h	RXB0D0	F46h	TXB0D0	F26h	TXB2D0	F06h	RXF1EIDH
F65h	RXB0DLC	F45h	TXB0DLC	F25h	TXB2DLC	F05h	RXF1SIDL
F64h	RXB0EIDL	F44h	TXB0EIDL	F24h	TXB2EIDL	F04h	RXF1SIDH
F63h	RXB0EIDH	F43h	TXB0EIDH	F23h	TXB2EIDH	F03h	RXF0EIDL
F62h	RXB0SIDL	F42h	TXB0SIDL	F22h	TXB2SIDL	F02h	RXF0EIDH
F61h	RXB0SIDH	F41h	TXB0SIDH	F21h	TXB2SIDH	F01h	RXF0SIDL
F60h	RXB0CON	F40h	TXB0CON	F20h	TXB2CON	F00h	RXF0SIDH

Note 1: Registers available only on PIC18F4X80 devices; otherwise, the registers read as '0'.

^{2:} When any TX_ENn bit in RX_TX_SELn is set, then the corresponding bit in this register has transmit properties.

^{3:} This is not a physical register.

EXAMPLE 7-3: WRITING TO FLASH PROGRAM MEMORY

EXAMPLE 7-3:	WKIIIN	G TO FLASH PROGRA	VI IVIEIVIURY
	MOVLW	D'64	; number of bytes in erase block
	MOVWF	COUNTER	,
	MOVLW	BUFFER ADDR HIGH	; point to buffer
	MOVWF	FSR0H	,
	MOVLW	BUFFER ADDR LOW	
	MOVWF	FSROL	
	MOVLW	CODE ADDR UPPER	; Load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE ADDR HIGH	,
	MOVWF	TBLPTRH	
	MOVLW	CODE ADDR LOW	
	MOVWF	TBLPTRL	
READ BLOCK			
= '''	TBLRD*+		; read into TABLAT, and inc
	MOVF	TABLAT, W	; get data
	MOVWF	POSTINCO	; store data
	DECFSZ		; done?
	BRA	READ BLOCK	; repeat
MODIFY WORD		_	• •
_	MOVLW	DATA ADDR HIGH	; point to buffer
	MOVWF	FSR0H	-
	MOVLW	DATA ADDR LOW	
	MOVWF	FSROL	
	MOVLW	NEW DATA LOW	; update buffer word
	MOVWF	POSTINCO	•
	MOVLW	NEW DATA HIGH	
	MOVWF	INDFO	
ERASE BLOCK			
_	MOVLW	CODE ADDR UPPER	; load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE ADDR HIGH	-
	MOVWF	TBLPTRH	
	MOVLW	CODE ADDR LOW	
	MOVWF	TBLPTRL	
	BSF	EECON1, EEPGD	; point to Flash program memory
	BCF	EECON1, CFGS	; access Flash program memory
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Row Erase operation
	BCF	INTCON, GIE	; disable interrupts
	MOVLW	55h	
Required	MOVWF	EECON2	; write 55h
Sequence	MOVLW	0AAh	
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts
	TBLRD*-		; dummy read decrement
	MOVLW	BUFFER_ADDR_HIGH	; point to buffer
	MOVWF	FSR0H	
	MOVLW	BUFFER_ADDR_LOW	
	MOVWF	FSR0L	
	MOVLW	D'4'	
	MOVWF	COUNTER1	
WRITE_BUFFER_BACK			
	MOVLW	D'64	; number of bytes in holding register
	MOVWF	COUNTER	
WRITE_BYTE_TO_HRE	GS		
	MOVF	POSTINCO, W	; get low byte of buffer data
	MOVWF	TABLAT	; present data to table latch
	TBLWT+*		; write data, perform a short write
			; to internal TBLWT holding register.
	DECFSZ	COUNTER	; loop until buffers are full
	BRA	WRITE_BYTE_TO_HREGS	

TABLE 11-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
PORTD ⁽¹⁾	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	58
LATD ⁽¹⁾	LATD Outpu	t Latch Regis	ster						58
TRISD ⁽¹⁾	PORTD Dat	a Direction R	egister						58
TRISE ⁽¹⁾	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	58
ECCP1CON ⁽¹⁾	EPWM1M1	EPWM1M0	EDC1B1	EDC1B0	ECCP1M3	ECCP1M2	ECCP1M1	ECCP1M0	57

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTD.

Note 1: These registers are available on PIC18F4X80 devices only.

17.0 ENHANCED CAPTURE/COMPARE/PWM (ECCP) MODULE

Note: The ECCP1 module is implemented only in PIC18F4X80 (40/44-pin) devices.

In PIC18F4480/4580 devices, ECCP1 is implemented as a standard CCP module with Enhanced PWM capabilities. These include the provision for 2 or 4 output channels, user-selectable polarity, dead-band control and automatic shutdown and restart. The

Enhanced features are discussed in detail in **Section 17.4 "Enhanced PWM Mode"**. Capture, Compare and single-output PWM functions of the ECCP module are the same as described for the standard CCP module.

The control register for the Enhanced CCP module is shown in Register 17-1. It differs from the CCP1CON register in PIC18F2480/2580 devices in that the two Most Significant bits are implemented to control PWM functionality.

REGISTER 17-1: ECCP1CON REGISTER (ECCP1 MODULE, PIC18F4480/4580 DEVICES)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
EPWM1M1	EPWM1M0	EDC1B1	EDC1B0	ECCP1M3	ECCP1M2	ECCP1M1	ECCP1M0
bit 7							bit 0

L	eq	e	nc	ď

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-6 **EPWM1M<1:0>:** Enhanced PWM Output Configuration bits

If ECCP1M<3:2> = 00, 01, 10:

xx = P1A assigned as Capture/Compare input/output; P1B, P1C, P1D assigned as port pins

If ECCP1M<3:2> = 11:

00 = Single output: P1A modulated; P1B, P1C, P1D assigned as port pins

01 = Full-bridge output forward: P1D modulated; P1A active; P1B, P1C inactive

10 = Half-bridge output: P1A, P1B modulated with dead-band control; P1C, P1D assigned as port pins

11 = Full-bridge output reverse: P1B modulated; P1C active; P1A, P1D inactive

bit 5-4 EDC1B<1:0>: ECCP1 Module PWM Duty Cycle bit 1 and bit 0

Capture mode:

Unused.

Compare mode:

Unused.

PWM mode:

These bits are the two LSbs of the 10-bit PWM duty cycle. The eight MSbs of the duty cycle are found in ECCPR1L.

bit 3-0 **ECCP1M<3:0>**: Enhanced CCP1 Mode Select bits

0000 = Capture/Compare/PWM off (resets ECCP1 module)

0001 = Reserved

0010 = Compare mode; toggle output on match

0011 = Reserved

0100 = Capture mode; every falling edge

0101 = Capture mode; every rising edge

0110 = Capture mode; every 4th rising edge

0111 = Capture mode; every 16th rising edge

1000 = Compare mode; initialize ECCP1 pin low; set output on compare match (set ECCP1IF)

1001 = Compare mode; initialize ECCP1 pin high; clear output on compare match (set ECCP1IF)

1010 = Compare mode; generate software interrupt only; ECCP1 pin reverts to I/O state

1011 = Compare mode; trigger special event (ECCP1 resets TMR1 or TMR3, sets ECCP1IF bit and starts the A/D conversion on ECCP1 match)

1100 = PWM mode; P1A, P1C active-high; P1B, P1D active-high

1101 = PWM mode; P1A, P1C active-high; P1B, P1D active-low

1110 = PWM mode; P1A, P1C active-low; P1B, P1D active-high

1111 = PWM mode; P1A, P1C active-low; P1B, P1D active-low

17.4.6 PROGRAMMABLE DEAD-BAND DELAY

Note: Programmable dead-band delay is not implemented in PIC18F2X80 devices with standard CCP modules.

In half-bridge applications where all power switches are modulated at the PWM frequency at all times, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (shoot-through current) may flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In the Half-Bridge Output mode, a digitally programmable, dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state (see Figure 17-4 for illustration). Bits, PDC<6:0< of the ECCP1DEL register (Register 17-2), set the delay period in terms of microcontroller instruction cycles (TCY or 4 Tosc). These bits are not available on PIC18F2X80 devices, as the standard CCP module does not support half-bridge operation.

17.4.7 ENHANCED PWM AUTO-SHUTDOWN

When the CCP1 is programmed for any of the Enhanced PWM modes, the active output pins may be configured for auto-shutdown. Auto-shutdown immediately places the Enhanced PWM output pins into a defined shutdown state when a shutdown event occurs.

A shutdown event can be caused by either of the comparator modules, a low level on the RB0/INT0/FLT0/AN10 pin, or any combination of these three sources. The comparators may be used to monitor a voltage input proportional to a current being monitored in the bridge circuit. If the voltage exceeds a threshold, the comparator switches state and triggers a shutdown. Alternatively, a digital signal on the INT0 pin can also trigger a shutdown. The auto-shutdown feature can be disabled by not selecting any auto-shutdown sources. The auto-shutdown sources to be used are selected using the ECCPAS<2:0> bits (ECCP1AS<6:4>).

When a shutdown occurs, the output pins are asynchronously placed in their shutdown states, specified by the PSSAC<1:0> and PSS1BD<1:0> bits (ECCPAS<3:0>). Each pin pair (P1A/P1C and P1B/P1D) may be set to drive high, drive low or be tri-stated (not driving). The ECCPASE bit (ECCP1AS<7>) is also set to hold the Enhanced PWM outputs in their shutdown states.

The ECCPASE bit is set by hardware when a shutdown event occurs. If automatic restarts are not enabled, the ECCPASE bit is cleared by firmware when the cause of the shutdown clears. If automatic restarts are enabled, the ECCPASE bit is automatically cleared when the cause of the auto-shutdown has cleared.

If the ECCPASE bit is set when a PWM period begins, the PWM outputs remain in their shutdown state for that entire PWM period. When the ECCPASE bit is cleared, the PWM outputs will return to normal operation at the beginning of the next PWM period.

Note: Writing to the ECCPASE bit is disabled while a shutdown condition is active.

Note:

If the dead-band delay value is increased after the dead-band time has elapsed, that new value takes effect immediately. This happens even if the PWM pulse is high and can appear to be a glitch. Dead-band values must be changed during the dead-band time or before ECCP is active

23.6 Operation During Sleep

When enabled, the HLVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the HLVDIF bit will be set and the device will wake-up from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

23.7 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the HLVD module to be turned off.

TABLE 23-1: REGISTERS ASSOCIATED WITH HIGH/LOW-VOLTAGE DETECT MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
HLVDCON	VDIRMAG	_	IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0	56
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	55
PIR2	OSCFIF	CMIF	_	EEIF	BCLIF	HLVDIF	TMR3IF	ECCP1IF	58
PIE2	OSCFIE	CMIE	1	EEIE	BCLIE	HLVDIE	TMR3IE	ECCP1IE	58
IPR2	OSCFIP	CMIP	_	EEIP	BCLIP	HLVDIP	TMR3IP	ECCP1IP	57

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the HLVD module.

TABLE 24-1: CAN CONTROLLER REGISTER MAP (CONTINUED)

ddress ⁽¹⁾	Name			
D7Fh	(4)			
D7Eh	(4)			
D7Dh	(4)			
D7Ch	(4)			
D7Bh	RXF11EIDL			
D7Ah	RXF11EIDH			
D79h	RXF11SIDL			
D78h	RXF11SIDH			
D77h	RXF10EIDL			
D76h	RXF10EIDH			
D75h	RXF10SIDL			
D74h	RXF10SIDH			
D73h	RXF9EIDL			
D72h	RXF9EIDH			
D71h	RXF9SIDL			
D70h	RXF9SIDH			
D6Fh	(4)			
D6Eh	(4)			
D6Dh	(4)			
D6Ch	(4)			
D6Bh	RXF8EIDL			
D6Ah	RXF8EIDH			
D69h	RXF8SIDL			
D68h	RXF8SIDH			
D67h	RXF7EIDL			
D66h	RXF7EIDH			
D65h	RXF7SIDL			
D64h	RXF7SIDH			
D63h	RXF6EIDL			
D62h	RXF6EIDH			
D61h	RXF6SIDL			
D60h	RXF6SIDH			

Note 1: Shaded registers are available in Access Bank low area while the rest are available in Bank 15.

- 3: These registers are not CAN registers.
- **4:** Unimplemented registers are read as '0'.

^{2:} CANSTAT register is repeated in these locations to simplify application firmware. Unique names are given for each instance of the controller register due to the Microchip header file requirement.

CALLW Subroutine Call Using WREG

Syntax: CALLW

Operands: None

Operation: $(PC + 2) \rightarrow TOS$, $(W) \rightarrow PCL$, $(PCLATH) \rightarrow PCH$,

 $(PCLATU) \rightarrow PCU$

Status Affected: None

Encoding: 0000 0000 0001 0100

Description First, the return address (PC + 2) is

pushed onto the return stack. Next, the contents of W are written to PCL; the existing value is discarded. Then, the contents of PCLATH and PCLATU are latched into PCH and PCU, respectively. The second cycle is executed as a NOP instruction while the new next instruction is fetched.

Unlike CALL, there is no option to update W, STATUS or BSR.

Words: 1 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Push PC to	No
	WREG	stack	operation
No	No	No	No
operation	operation	operation	operation

Example: HERE CALLW

Before Instruction

PC = address (HERE) PCLATH = 10h

PCLATH = 10h PCLATU = 00h W = 06h

After Instruction

PC = 001006h

TOS = address (HERE + 2)
PCLATH = 10h

PCLATU = 00h W = 06h

MOVSF Move Indexed to f

Syntax: MOVSF $[z_s]$, f_d Operands: $0 \le z_s \le 127$ $0 \le f_d \le 4095$

Operation: $((FSR2) + z_S) \rightarrow f_d$

Status Affected: None

Encoding:

Description:

1st word (source) 2nd word (destin.)

1110	1011	0zzz	ZZZZs
1111	ffff	ffff	ffffd

The contents of the source register are moved to destination register ' f_d '. The actual address of the source register is determined by adding the 7-bit literal offset ' z_s ' in the first word to the value of FSR2. The address of the destination register is specified by the 12-bit literal ' f_d ' in the second word. Both addresses can be anywhere in the 4096-byte data

space (000h to FFFh).

The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the

destination register.

If the resultant source address points to an indirect addressing register, the

value returned will be 00h.

Words: 2 Cycles: 2

Q Cycle Activity:

	Q1	Q2	Q3	Q4
I	Decode	Determine	Determine	Read
		source addr	source addr	source reg
	Decode	No operation No dummy read	No operation	Write register 'f' (dest)

Example: MOVSF [05h], REG2

Before Instruction

FSR2 = 80h Contents of 85h = 33h REG2 = 11h

After Instruction

FSR2 = 80h Contents of 85h = 33h REG2 = 33h

SUBFSR Subtract Literal from FSR

Syntax: SUBFSR f, k Operands: $0 \le k \le 63$

 $f \in [0, 1, 2]$

Operation: $FSRf-k \to FSRf$

Status Affected: None

Encoding: 1110 1001 ffkk kkkk

Description: The 6-bit literal 'k' is subtracted from the contents of the FSR specified

by 'f'.

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination

Example: SUBFSR 2, 23h

Before Instruction

FSR2 = 03FFh

After Instruction

FSR2 = 03DCh

SUBULNK Subtract Literal from FSR2 and Return

Syntax: SUBULNK k
Operands: $0 \le k \le 63$

Operation: $FSR2 - k \rightarrow FSR2$

 $(TOS) \rightarrow PC$

Status Affected: None

Encoding: 1110 1001 11kk kkkk

Description: The 6-bit literal 'k' is subtracted from the

contents of the FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle.

This may be thought of as a special case of the SUBFSR instruction, where f = 3 (binary

'11'); it operates only on FSR2.

Words: 1
Cycles: 2
Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination
No	No	No	No
Operation	Operation	Operation	Operation

Example: SUBULNK 23h

Before Instruction

FSR2 = 03FFh PC = 0100h

After Instruction

FSR2 = 03DChPC = (TOS)

28.2 DC Characteristics: Power-Down and Supply Current

PIC18F2480/2580/4480/4580 (Industrial, Extended)

PIC18LF2480/2580/4480/4580 (Industrial)

PIC18LF2480/2580/4480/4580 (Industrial) PIC18F2480/2580/4480/4580 (Industrial, Extended)			rd Oper	_	pnditions (unless otherwise state $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for indu	•	
		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended					
Param No.	Device	Тур	Max	Units	Conditions		
	Power-Down Current (IPD)	(1)					
	PIC18LF2X80/4X80	0.2	1.0	μΑ	-40°C		
		0.2	1.0	μΑ	+25°C	VDD = 2.0V	
		0.3	4.0	μΑ	+60°C	(Sleep mode)	
		0.4	6.0	μА	+85°C		
	PIC18LF2X80/4X80	0.2	1.5	μΑ	-40°C		
		0.2	2.0	μΑ	+25°C	VDD = 3.0V	
		0.4	5.0	μΑ	+60°C	(Sleep mode)	
		0.5	8.0	μΑ	+85°C		
	All devices	0.2	2.0	μА	-40°C		
		0.2	2.0	μΑ	+25°C	\\\ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	
		0.6	9.0	μА	+60°C	V _{DD} = 5.0V (Sleep mode)	
		1.0	15	μА	+85°C	(Oldep mode)	
	Extended devices only	52.00	132.00	μΑ	+125°C		

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are:

 $\underline{\mathsf{OSC1}}$ = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

- 3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula, Ir = VDD/2REXT (mA), with REXT in kΩ.
- 4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

FIGURE 28-9: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 28-11: TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym		Characteristic		Min	Max	Units	Conditions
40	Тт0Н	T0CKI High Pulse Width		No prescaler	0.5 Tcy + 20	_	ns	
				With prescaler	10	_	ns	
41	TT0L	T0CKI Low Pu	lse Width	No prescaler	0.5 Tcy + 20		ns	
				With prescaler	10	_	ns	
42	Тт0Р	T0CKI Period		No prescaler	Tcy + 10	_	ns	
					Greater of: 20 ns or (Tcy + 40)/N	_	ns	N = prescale value (1, 2, 4,, 256)
45	T⊤1H	T13CKI High	Synchronous, r	no prescaler	0.5 Tcy + 20	_	ns	
		Time	Synchronous,	PIC18FXXXX	10	_	ns	
			with prescaler	PIC18 LF XXXX	25	_	ns	VDD = 2.0V
			Asynchronous	PIC18FXXXX	30	_	ns	
				PIC18 LF XXXX	50		ns	VDD = 2.0V
46	T⊤1L	T13CKI Low	Synchronous, r	no prescaler	0.5 Tcy + 5		ns	
		Time	Synchronous,	PIC18FXXXX	10		ns	
			with prescaler	PIC18 LF XXXX	25	_	ns	VDD = 2.0V
			Asynchronous	PIC18FXXXX	30		ns	
				PIC18 LF XXXX	50		ns	VDD = 2.0V
47	T⊤1P	T13CKI Input Period	Synchronous		Greater of: 20 ns or (Tcy + 40)/N	_	ns	N = prescale value (1, 2, 4, 8)
		Asynchronou			60	_	ns	
	FT1	T13CKI Oscilla	ator Input Frequency Range		DC	50	kHz	
48	TCKE2TMR	Delay from Ex Timer Increme	ternal T13CKI C nt	lock Edge to	2 Tosc	7 Tosc	_	

FIGURE 28-11: PARALLEL SLAVE PORT TIMING (PIC18F4480/4580)




TABLE 28-13: PARALLEL SLAVE PORT REQUIREMENTS (PIC18F4480/4580)

Param. No.	Symbol	Characteristic			Max	Units	Conditions
62	TDTV2wRH	Data In Valid before WR ↑ or CS ↑ (setup time)		20		ns	
63	TwrH2dtl	WR ↑ or CS ↑ to Data–In Invalid	PIC18FXXXX	20	_	ns	
		(hold time)	PIC18 LF XXXX	35	_	ns	VDD = 2.0V
64	TRDL2DTV	RD ↓ and CS ↓ to Data–Out Valid			80	ns	
65	TRDH2DTI	RD ↑ or CS ↓ to Data–Out Invalid		10	30	ns	
66	TIBFINH	Inhibit of the IBF Flag bit being Cleared fro	m $\overline{WR} \uparrow or \overline{CS} \uparrow$	_	3 Tcy		




FIGURE 28-14: **EXAMPLE SPI SLAVE MODE TIMING (CKE = 0)**

TABLE 28-16: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions	
70	TssL2scH	SS ↓ to SCK ↓ or SCK ↑ Input		3 Tcy	_	ns	
	, TssL2scL						
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30		ns	
71A			Single Byte	40	_	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A			Single Byte	40	_	ns	(Note 1)
73	TDIV2scH, TDIV2scL	Setup Time of SDI Data Input to SCK Edge		20	_	ns	
73A	Тв2в	Last Clock Edge of Byte1 to the First Cloc	k Edge of Byte 2	1.5 Tcy + 40	_	ns	(Note 2)
74	TscH2DIL, TscL2DIL	Hold Time of SDI Data Input to SCK Ed	ge	40	_	ns	
75	TDOR	SDO Data Output Rise Time	PIC18FXXXX	_	25	ns	
			PIC18 LF XXXX		45	ns	VDD = 2.0V
76	TDOF	SDO Data Output Fall Time		_	25	ns	
77	TssH2DoZ	SS ↑ to SDO Output High-Impedance		10	50	ns	
80	TscH2DoV	SDO Data Output Valid after SCK	PIC18FXXXX	_	50	ns	
	, TscL2poV	Edge	PIC18 LF XXXX		100	ns	VDD = 2.0V
83	TscH2ssH , TscL2ssH	SS ↑ after SCK Edge		1.5 Tcy + 40	_	ns	

Note 1: Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used.

NOTES:

Memory Organization	67	PORTD	149
Data Memory		RD (Read Input)	
Program Memory		Select (PSPMODE Bit)	
Memory Programming Requirements		WR (Write Input)	
Microchip Internet Web Site		PIE Registers	
		-	121
Migration from Baseline to Enhanced Devices		Pin Functions	44.40
Migration from High-End to Enhanced Devices		MCLR/VPP/RE3	,
Migration from Mid-Range to Enhanced Devices		OSC1/CLKI/RA7	,
MOVF		OSC2/CLKO/RA6	,
MOVFF	392	RA0/AN0	
MOVLB	392	RA0/AN0/CVREF	19
MOVLW	393	RA1/AN1	15, 19
MOVSF	411	RA2/AN2/VREF	15, 19
MOVSS	412	RA3/AN3/VREF+	15, 19
MOVWF	393	RA4/T0CKI	15. 19
MPLAB ASM30 Assembler, Linker, Librarian		RA5/AN4/SS/HLVDIN	,
MPLAB Integrated Development		RB0/INT0/AN10	•
Environment Software	117	RB0/INT0/FLT0/AN10	
MPLAB PM3 Device Programmer		RB1/INT1/AN8	
<u> </u>			,
MPLAB REAL ICE In-Circuit Emulator System		RB2/INT2/CANTX	•
MPLINK Object Linker/MPLIB Object Librarian	418	RB3/CANRX	,
MSSP		RB4/KBI0/AN9	,
ACK Pulse	,	RB5/KBI1/PGM	16, 20
Control Registers (general)	191	RB6/KBI2/PGC	16, 20
I ² C Mode. See I ² C Mode.		RB7/KBI3/PGD	16, 20
Module Overview	191	RC0/T10SO/T13CKI	17, 21
SPI Master/Slave Connection	195	RC1/T1OSI	17, 21
SPI Mode. See SPI Mode.		RC2/CCP1	17 [°] . 21
SSPBUF	196	RC3/SCK/SCL	,
SSPSR		RC4/SDI/SDA	·
MULLW		RC5/SDO	,
MULWF		RC6/TX/CK	*
WOLVVF	334	RC7/RX/DT	•
N			,
NEGF	205	RD0/PSP0/C1IN+	
		RD1/PSP1/C1IN	
NOP		RD2/PSP2/C2IN+	
Normal Operation Mode	330	RD3/PSP3/C2IN	
0		RD4/PSP4/ECCP1/P1A	
		RD5/PSP5/P1B	
Opcode Field Descriptions		RD6/PSP6/P1C	
Oscillator Configuration		RD7/PSP7/P1D	22
EC	29	RE0/RD/AN5	23
ECIO	29	RE1/WR/AN6/C1OUT	23
HS	29	RE2/CS/AN7/C2OUT	23
HSPLL	29	VDD	
Internal Oscillator Block	32	Vss	
INTIO1	29	Pinout I/O Descriptions	,
INTIO2	29	PIC18F2480/2580	1/
LP		PIC18F4480/4580	
RC			
RCIO		PIR Registers	124
XT		PLL	
		Use with INTOSC	
Oscillator Selection		PLL Frequency Multiplier	
Oscillator Start-up Timer (OST)		HSPLL Oscillator Mode	
Oscillator Switching		In INTOSC Modes	32
Oscillator Transitions	35	PLL Lock Time-out	51
Oscillator, Timer1	155, 165	POP	
Oscillator, Timer3	163	POR. See Power-on Reset.	
D		PORTA	
P		Associated Registers	137
Packaging Information	459	I/O Summary	
Details			
Marking		LATA Register	
Parallel Slave Port (PSP)		PORTA Register	
Associated Registers		TRISA Register	135
CS (Chip Select)			
CO (Only Ocioci)			

PR2 Register	173, 179
TMR2 to PR2 Match Interrupt	
Timer3	163
16-Bit Read/Write Mode	165
Associated Registers	165, 172
Operation	
Oscillator	163, 165
Overflow Interrupt	
Special Event Trigger (CCP)	165
TMR3H Register	
TMR3L Register	163
Timing Diagrams	
A/D Conversion	457
Acknowledge Sequence	224
Asynchronous Reception	245
Asynchronous Transmission	242
Asynchronous Transmission (Back-to-Back)	
Automatic Baud Rate Calculation	240
Auto-Wake-up Bit (WUE) During	
Normal Operation	246
Auto-Wake-up Bit (WUE) During Sleep	246
Baud Rate Generator with Clock Arbitration	218
BRG Overflow Sequence	240
BRG Reset Due to SDA Arbitration During	
Start Condition	227
Brown-out Reset (BOR)	443
Bus Collision During a Repeated Start	
Condition (Case 1)	228
Bus Collision During a Repeated Start	
Condition (Case 2)	228
Bus Collision During a Start Condition	
(SCL = 0)	227
Bus Collision During a Start Condition	
(SDA only)	226
Bus Collision During a Stop Condition	
(Case 1)	229
Bus Collision During a Stop Condition	
(Case 2)	
Bus Collision for Transmit and Acknowledge	
Capture/Compare/PWM (CCP)	
CLKO and I/O	
Clock Synchronization	
EUSART Synchronous Receive (Master/Slave	9) 455
EUSART Synchronous Transmission	455
(Master/Slave)	455
Example SPI Master Mode (CKE = 0)	
Example SPI Master Mode (CKE = 1)	
Example SPI Slave Mode (CKE = 0)	
Example SPI Slave Mode (CKE = 1)	
External Clock (All Modes except PLL) Fail-Safe Clock Monitor	
First Start Bit Timing	
Full-Bridge PWM Output	
Half-Bridge PWM Output	192
High-Voltage Detect (VDIRMAG = 1)	
I ² C Bus Data	
I ² C Bus Start/Stop Bits	
I ² C Master Mode (7 or 10-Bit Transmission)	
I ² C Master Mode (7-Bit Reception)	
I ² C Slave Mode (10-Bit Reception, SEN = 0)	
I ² C Slave Mode (10-Bit Reception, SEN = 1)	213
I ² C Slave Mode (10-Bit Transmission)	
I ² C Slave Mode (7-Bit Reception, SEN = 0)	
I ² C Slave Mode (7-Bit Reception, SEN = 1)	
I ² C Slave Mode (7-Bit Transmission)	

I ² C Slave Mode General Call Address Sequence	
(7 or 10-Bit Address Mode)	214
Low-Voltage Detect (VDIRMAG = 0)	
Master SSP I ² C Bus Data	453
Master SSP I ² C Bus Start/Stop Bits	453
Parallel Slave Port (PIC18F4480/4580)	446
Parallel Slave Port (PSP) Read	150
Parallel Slave Port (PSP) Write	150
PWM Auto-Shutdown (PRSEN = 0,	
Auto-Restart Disabled)	188
PWM Auto-Shutdown (PRSEN = 1,	
Auto-Restart Enabled)	188
PWM Direction Change	185
PWM Direction Change at Near	
100% Duty Cycle	185
PWM Output	
Repeat Start Condition	
Reset, Watchdog Timer (WDT), Oscillator Start-u	
Timer (OST) and Power-up Timer (PWRT)	
Send Break Character Sequence	
Slave Synchronization	197
Slow Rise Time (MCLR Tied to VDD,	
VDD Rise > TPWRT)	53
SPI Mode (Master Mode)	196
SPI Mode (Slave Mode with CKE = 0)	
SPI Mode (Slave Mode with CKE = 1)	
Stop Condition Receive or Transmit Mode	
Synchronous Reception (Master Mode, SREN)	250
Synchronous Transmission	248
Synchronous Transmission (Through TXEN)	249
Time-out Sequence on POR w/ PLL	
Enabled (MCLR Tied to VDD)	53
Time-out Sequence on Power-up	
(MCLR Not Tied to VDD), Case 1	52
Time-out Sequence on Power-up	
(MCLR Not Tied to VDD), Case 2	52
Time-out Sequence on Power-up	
(MCLR Tied to VDD, VDD Rise Tpwrt)	
Timer0 and Timer1 External Clock	
Transition for Entry to Idle Mode	
Transition for Entry to SEC_RUN Mode	
Transition for Entry to Sleep Mode	43
Transition for Two-Speed Start-up	
(INTOSC to HSPLL)	
Transition for Wake From Idle to Run Mode	
Transition for Wake From Sleep (HSPLL)	43
Transition From RC_RUN Mode to	
PRI_RUN Mode	42
Transition From SEC_RUN Mode to	
PRI_RUN Mode (HSPLL)	41
Transition to RC_RUN Mode	42
Timing Diagrams and Specifications	440
A/D Conversion Requirements	457
AC Characteristics	
Internal RC Accuracy	
Capture/Compare/PWM Requirements	445
CLKO and I/O Requirements	442
EUSART Synchronous Receive Requirements	455
EUSART Synchronous Transmission	
Requirements	455

Evennle CDI Mada Dequiremente	
Example SPI Mode Requirements	4.47
Master Mode, CKE = 0	
Master Mode, CKE = 1	
Slave Mode, CKE = 0	
Slave Mode, CKE = 1	
External Clock Requirements	
High/Low-Voltage Detect Characteristics	
I ² C Bus Data Requirements (Slave Mode)	452
Master SSP I ² C Bus Data Requirements	454
Master SSP I ² C Bus Start/Stop Bits	
Requirements	453
Parallel Slave Port Requirements	
(PIC18F4480/4580)	446
PLL Clock	441
Reset, Watchdog Timer, Oscillator Start-up	
Timer, Power-up Timer and Brown-out	
Reset Requirements	443
Timer0 and Timer1 External	
Clock Requirements	444
Top-of-Stack Access	
TRISE Register	
PSPMODE Bit	143
TSTFSZ	
Two-Speed Start-up	
Two-Word Instructions	0 .0, 000
Example Cases	72
TXSTA Register	
BRGH Bit	235

V	
Voltage Reference Specifications	436
W	
Watchdog Timer (WDT)	349, 358
Associated Registers	359
Control Register	
During Oscillator Failure	361
Programming Considerations	358
WCOL	219, 220, 221, 224
WCOL Status Flag	219, 220, 221, 224
WWW Address	486
WWW, On-Line Support	7
X	
XORLW	407
XORWF	