



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f2580-i-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

- PIC18F2480
- PIC18F2580
- PIC18F4480
- PIC18F4580

This family of devices offers the advantages of all PIC18 microcontrollers - namely, high computational performance at an economical price - with the addition high-endurance, Enhanced Flash program of memory. In addition to these features, the PIC18F2480/2580/4480/4580 family introduces design enhancements that make these microcontrollers a high-performance, logical choice for many power-sensitive applications.

1.1 New Core Features

1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18F2480/2580/4480/4580 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- **Multiple Idle Modes:** The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operation requirements.
- On-the-Fly Mode Switching: The power-managed modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- Lower Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer have been reduced by up to 80%, with typical values of 1.1 and 2.1 μ A, respectively.
- Extended Instruction Set: In addition to the standard 75 instructions of the PIC18 instruction set, PIC18F2480/2580/4480/4580 devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment indirect and indexed addressing operations and the implementation of Indexed Literal Offset Addressing mode for many of the standard PIC18 instructions.

1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F2480/2580/4480/4580 family offer ten different oscillator options, allowing users a wide range of choices in developing application hardware. These include:

- Four Crystal modes, using crystals or ceramic resonators
- Two External Clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input, with the second pin reassigned as general I/O)
- Two External RC Oscillator modes with the same pin options as the External Clock modes
- An internal oscillator block which provides an 8 MHz clock (±2% accuracy) and an INTRC source (approximately 31 kHz, stable over temperature and VDD), as well as a range of 6 user-selectable clock frequencies, between 125 kHz to 4 MHz, for a total of 8 clock frequencies. This option frees the two oscillator pins for use as additional general purpose I/O.
- A Phase Lock Loop (PLL) frequency multiplier, available to both the high-speed crystal and internal oscillator modes, which allows clock speeds of up to 40 MHz. Used with the internal oscillator, the PLL gives users a complete selection of clock speeds, from 31 kHz to 32 MHz – all without using an external crystal or clock circuit.

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued low-speed operation or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

Din Nome	Pi	in Numl	oer	Pin	Buffer	Description
Fill Nallie	PDIP	QFN	TQFP	Туре	Туре	Description
						PORTE is a bidirectional I/O port.
RE0/RD/AN5	8	25	25			
RE0				I/O	ST	Digital I/O.
RD				I	TTL	Read control for Parallel Slave Port (see also \overline{WR} and \overline{CS} pins).
AN5				I	Analog	Analog Input 5.
RE1/WR/AN6/C1OUT	9	26	26			
RE1				I/O	ST	Digital I/O.
WR				I	TTL	Write control for Parallel Slave Port (see CS and RD pins).
AN6				I	Analog	Analog Input 6.
C1OUT				0	TTL	Comparator 1 output.
RE2/CS/AN7/C2OUT	10	27	27			
RE2				I/O	ST	Digital I/O.
CS				I	TTL	Chip select control for Parallel Slave Port (see related \overline{RD} and \overline{WR}).
AN7				I	Analog	Analog Input 7.
C2OUT				0	TTL	Comparator 2 output.
RE3	—	—	—	—	_	See MCLR/VPP/RE3 pin.
Vss	12, 31	6, 30, 31	6, 29	Р	_	Ground reference for logic and I/O pins.
Vdd	11, 32	7, 8, 28, 29	7, 28	Р	—	Positive supply for logic and I/O pins.
NC		13	12, 13, 33, 34			No connect.
Legend: TTL = TTL	compat	ible inpu	ut		C	CMOS = CMOS compatible input or output

TABLE 1-3: PIC18F4480/4580 PINOUT I/O DESCRIPTIONS (CONTINUED)

ST = Schmitt Trigger input with CMOS levels I

O = Output I^2C = I^2C^{TM} /SMBus input buffer

= Input = Power

Ρ

Register	Applicable Devices		Applicable Devices		Power-oi Brown-oi	Power-on Reset, Brown-out Reset		MCLR Resets, WDT Reset, RESET Instruction, Stack Resets		Wake-up via WDT or Interrupt	
B0EIDL ⁽⁶⁾	2480	2580	4480	4580	XXXX	XXXX	นนนน	นนนน	սսսս	นนนน	
B0EIDH ⁽⁶⁾	2480	2580	4480	4580	XXXX	XXXX	นนนน	นนนน	นนนน	นนนน	
B0SIDL ⁽⁶⁾	2480	2580	4480	4580	XXXX	x-xx	นนนน	u-uu	นนนน	u-uu	
B0SIDH ⁽⁶⁾	2480	2580	4480	4580	XXXX	XXXX	սսսս	uuuu	սսսս	นนนน	
B0CON ⁽⁶⁾	2480	2580	4480	4580	0000	0000	0000	0000	սսսս	นนนน	
TXBIE ⁽⁶⁾	2480	2580	4480	4580	0	00	u	uu	u	uu	
BIE0 ⁽⁶⁾	2480	2580	4480	4580	0000	0000	0000	0000	սսսս	นนนน	
BSEL0 ⁽⁶⁾	2480	2580	4480	4580	0000	00	0000	00	սսսս	uu	
MSEL3 ⁽⁶⁾	2480	2580	4480	4580	0000	0000	0000	0000	սսսս	นนนน	
MSEL2 ⁽⁶⁾	2480	2580	4480	4580	0000	0000	0000	0000	սսսս	นนนน	
MSEL1 ⁽⁶⁾	2480	2580	4480	4580	0000	0101	0000	0101	սսսս	นนนน	
MSEL0 ⁽⁶⁾	2480	2580	4480	4580	0101	0000	0101	0000	սսսս	นนนน	
SDFLC ⁽⁶⁾	2480	2580	4480	4580	0	0000	0	0000	-u	uuuu	
RXFCON1 ⁽⁶⁾	2480	2580	4480	4580	0000	0000	0000	0000	սսսս	นนนน	
RXFCON0 ⁽⁶⁾	2480	2580	4480	4580	0000	0000	0000	0000	սսսս	นนนน	
RXFBCON7 ⁽⁶⁾	2480	2580	4480	4580	0000	0000	0000	0000	սսսս	นนนน	
RXFBCON6 ⁽⁶⁾	2480	2580	4480	4580	0000	0000	0000	0000	սսսս	uuuu	
RXFBCON5 ⁽⁶⁾	2480	2580	4480	4580	0000	0000	0000	0000	սսսս	นนนน	
RXFBCON4 ⁽⁶⁾	2480	2580	4480	4580	0000	0000	0000	0000	սսսս	นนนน	
RXFBCON3 ⁽⁶⁾	2480	2580	4480	4580	0000	0000	0000	0000	սսսս	uuuu	
RXFBCON2 ⁽⁶⁾	2480	2580	4480	4580	0001	0001	0001	0001	սսսս	นนนน	
RXFBCON1 ⁽⁶⁾	2480	2580	4480	4580	0001	0001	0001	0001	սսսս	uuuu	
RXFBCON0 ⁽⁶⁾	2480	2580	4480	4580	0000	0000	0000	0000	սսսս	uuuu	
RXF15EIDL ⁽⁶⁾	2480	2580	4480	4580	XXXX	XXXX	นนนน	นนนน	սսսս	นนนน	
RXF15EIDH ⁽⁶⁾	2480	2580	4480	4580	XXXX	XXXX	นนนน	นนนน	սսսս	นนนน	
RXF15SIDL ⁽⁶⁾	2480	2580	4480	4580	xxx-	x-xx	uuu-	u-uu	uuu-	u-uu	
RXF15SIDH ⁽⁶⁾	2480	2580	4480	4580	XXXX	XXXX	սսսս	uuuu	սսսս	นนนน	
RXF14EIDL ⁽⁶⁾	2480	2580	4480	4580	XXXX	XXXX	սսսս	uuuu	սսսս	uuuu	
RXF14EIDH ⁽⁶⁾	2480	2580	4480	4580	XXXX	xxxx	սսսս	uuuu	սսսս	นนนน	
RXF14SIDL ⁽⁶⁾	2480	2580	4480	4580	xxx-	x-xx	uuu-	u-uu	uuu-	u-uu	
RXF14SIDH ⁽⁶⁾	2480	2580	4480	4580	XXXX	xxxx	uuuu	uuuu	սսսս	uuuu	

TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 5-3 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

6: This register reads all '0's until ECAN[™] technology is set up in Mode 1 or Mode 2.

6.4.3.1 FSR Registers and the INDF Operand

At the core of Indirect Addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers, FSRnH and FSRnL. The four upper bits of the FSRnH register are not used, so each FSR pair holds a 12-bit value. This represents a value that can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect Addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as "virtual" registers: they are

FIGURE 6-8: INDIRECT ADDRESSING

mapped in the SFR space, but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.

Because Indirect Addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address.



REGISTER 10-3: INTCON3: INTERRUPT CONTROL REGISTER 3

R/W-1	1 R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
INT2I	P INT1IP	—	INT2IE	INT1IE	—	INT2IF	INT1IF
bit 7							bit 0
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	INT2IP: INT2	2 External Interr	upt Priority bi	t			
	1 = High pri	ority					
	0 = Low price	brity					
bit 6	INT1IP: INT	1 External Interr	upt Priority bi	t			
	1 = High prive 0 = Low prive 1	ority					
bit 5		ntod: Read as '	o '				
bit 4		2 External Interr	∪ unt Enable bi	ł			
	1 = Enables	the INT2 exter	nal interrunt	L			
	0 = Disables	s the INT2 exter	nal interrupt				
bit 3	INT1IE: INT	1 External Interr	upt Enable bi	t			
	1 = Enables	the INT1 exter	nal interrupt				
	0 = Disables	s the INT1 exter	nal interrupt				
bit 2	Unimpleme	nted: Read as '	0'				
bit 1	INT2IF: INT2	2 External Interr	upt Flag bit				
	1 = The INT	2 external inter	rupt occurred	(must be cleare	ed in software)		
L:1 0		2 external inter		cur			
DIT U	1 - The INT	i External interr	upt Flag bit	(must be clear	ad in coffware)		
	0 = The INT	1 external inter	upt occurred	Chiust be clean	eu in soltware)		
	֥						
Notes	Intorrupt flog hits	are est where a	n intorrunt an	ndition and	rogardlass of t	ha atota of ita	orroopending
Note:	enable bit or the o	ale set when a	enable bit. Us	er software sho	ould ensure the	appropriate inte	errupt flag bits
	are clear prior to	enabling an inte	rrupt. This fea	ature allows for	software pollin	g.	

Pin Name	Function	I/O	TRIS	Buffer	Description			
RC0/T1OSO/	RC0	OUT	0	DIG	LATC<0> data output.			
T13CKI		IN	1	ST	PORTC<0> data input.			
	T10S0	OUT	х	ANA	Timer1 oscillator output – overrides the TRIS<0> control when enabled.			
	T13CKI	IN	1	ST	Timer1/Timer3 clock input.			
RC1/T1OSI	RC1	OUT	0	DIG	LATC<1> data output.			
		IN	1	ST	PORTC<1> data input.			
	T10SI	IN	х	ANA	Timer1 oscillator input – overrides the TRIS<1> control when enabled.			
RC2/CCP1	RC2	OUT	0	DIG	LATC<2> data output.			
		IN	1	ST	PORTC<2> data input.			
	CCP1	OUT	0	DIG	CCP1 compare output.			
		IN	1	ST	CCP1 capture input.			
RC3/SCK/SCL	RC3	OUT	0	DIG	LATC<3> data output.			
		IN	1	ST	PORTC<3> data input.			
	SCK	OUT	0	DIG	SPI clock output (MSSP module) – must have TRIS set to '1' to allow MSSP module to control the bidirectional communication.			
		IN	1	ST	SPI clock input (MSSP module).			
SCL		OUT	0	DIG	I ² C [™] /SM bus clock output (MSSP module) – must have TRIS set to '1' to allow MSSP module to control the bidirectional communication.			
		IN	1	I ² C™/SMB	I ² C/SM bus clock input.			
RC4/SDI/SDA	RC4	OUT	0	DIG	LATC<4> data output.			
		IN	1	ST	PORTC<4> data input.			
	SDI	IN	1	ST	SPI data input (MSSP module).			
	SDA	OUT	1	DIG	I ² C/SM bus data output (MSSP module) – must have TRIS set to '1' to allow MSSP module to control the bidirectional communication.			
		IN	1	I ² C/SMB	I ² C/SM bus data input (MSSP module) – must have TRIS set to '1' to allow MSSP module to control the bidirectional communication.			
RC5/SDO	RC5	OUT	0	DIG	LATC<5> data output.			
		IN	1	ST	PORTC<5> data input.			
	SDO	OUT	0	DIG	SPI data output (MSSP module).			
RC6/TX/CK	RC6	OUT	0	DIG	LATC<6> data output.			
		IN	1	ST	PORTC<6> data input.			
	TX	OUT	0	DIG	EUSART data output.			
	СК	OUT	1	DIG	EUSART synchronous clock output – must have TRIS set to '1' to enable EUSART to control the bidirectional communication.			
		IN	1	ST	EUSART synchronous clock input.			
RC7/RX/DT	RC7	OUT	0	DIG	LATC<7> data output.			
		IN	1	ST	PORTC<7> data input.			
	RX	IN	1	ST	EUSART asynchronous data input.			
	DT	OUT	1	DIG	EUSART synchronous data output – must have TRIS set to '1' to enable EUSART to control the bidirectional communication.			
		IN	1	ST	EUSART synchronous data input.			

TABLE 11-5: PORTC I/O SUMMARY

Legend: OUT = Output, IN = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input

TABLE 11-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	58
LATC	LATC Output Latch Register								58
TRISC	PORTC Da	PORTC Data Direction Register							58

R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1				
IBF	OBF	IBOV	PSPMODE		TRISE2	TRISE1	TRISE0				
bit 7							bit 0				
Legend:											
R = Readab	le bit	W = Writable	e bit	U = Unimple	mented bit, read	d as '0'					
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unk	nown				
bit 7	IBF: Input Bu	ffer Full Status	s bit								
	1 = A word ha	as been receiv	ed and waiting	to be read by	the CPU						
1.1.0		has been rece	ived								
DIT 6	OBF: Output	Buffer Full Sta	atus dit		-1						
	1 = The output 0 = The output 0	ut buffer has b	een read	iy written wor	u						
bit 5	IBOV: Input E	Buffer Overflow	v Detect bit (in	Microprocess	or mode)						
	1 = A write oc	1 = A write occurred when a previously input word has not been read (must be cleared in software)									
	0 = No overflo	0 = No overflow occurred									
bit 4	PSPMODE: F	Parallel Slave	Port Mode Sele	ect bit							
	1 = Parallel S	lave Port mod	le								
h # 0	0 = General p	ourpose I/O m	ode								
DIL 3		Discotion Oc	U								
DIT 2	1 = Input	Direction Col	ntroi dit								
	0 = Output										
bit 1	TRISE1: RE1	Direction Co	ntrol bit								
	1 = Input										
	0 = Output										
bit 0	TRISE0: RE0	Direction Co	ntrol bit								
	1 = Input										
	0 = Output										

REGISTER 11-1: TRISE REGISTER (PIC18F4X80 DEVICES ONLY)

13.0 TIMER1 MODULE

The Timer1 timer/counter module incorporates these features:

- Software-selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR1H and TMR1L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt-on-overflow
- Module Reset on CCP Special Event Trigger
- Device clock status flag (T1RUN)

A simplified block diagram of the Timer1 module is shown in Figure 13-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 13-2.

The module incorporates its own low-power oscillator to provide an additional clocking option. The Timer1 oscillator can also be used as a low-power clock source for the microcontroller in power-managed operation.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

Timer1 is controlled through the T1CON Control register (Register 13-1). It also contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

REGISTER 13-1: T1CON: TIMER1 CONTROL REGISTER

Legend:				
R = Readabl	le bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at	t POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7	RD16: 16	-Bit Read/Write Mode Enabl	e bit	
	1 = Enab 0 = Enab	oles register read/write of Tim oles register read/write of Tim	ner1 in one 16-bit operation ner1 in two 8-bit operations	
bit 6	T1RUN:	Timer1 System Clock Status	bit	
	1 = Devie 0 = Devie	ce clock is derived from Time ce clock is derived from anot	er1 oscillator her source	
bit 5-4	T1CKPS	<1:0>: Timer1 Input Clock Pr	rescale Select bits	
	11 = 1:8 10 = 1:4 01 = 1:2 00 = 1:1	Prescale value Prescale value Prescale value Prescale value		
bit 3	T1OSCEI	N: Timer1 Oscillator Enable I	bit	
	1 = Time	r1 oscillator is enabled		
	0 = Time	r1 oscillator is shut off		-4
h :1 0		ator inverter and reedback re	esistor are turned on to elimin	ate power drain.
DIL Z	Mhon TM		t Synchronization Select bit	
	1 = Do nc	ot synchronize external clock	input	
	0 = Synch	nronize external clock input		
	When TM	IR1CS = 0:		
	This bit is	ignored. Timer1 uses the in	ternal clock when TMR1CS =	0.
bit 1	TMR1CS	: Timer1 Clock Source Selec	t bit	
	1 = Exter 0 = Interr	rnal clock from pin RC0/T1O nal clock (Fosc/4)	SO/T13CKI (on the rising edg	le)
bit 0	TMR10N	: Timer1 On bit		
	1 = Enab	bles Timer1		

NOTES:

24.0 ECAN MODULE

PIC18F2480/2580/4480/4580 devices contain an Enhanced Controller Area Network (ECAN) module. The ECAN module is fully backward compatible with the CAN module available in PIC18CXX8 and PIC18FXX8 devices.

The Controller Area Network (CAN) module is a serial interface which is useful for communicating with other peripherals or microcontroller devices. This interface, or protocol, was designed to allow communications within noisy environments.

The ECAN module is a communication controller, implementing the CAN 2.0A or B protocol as defined in the BOSCH specification. The module will support CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system; however, the CAN specification is not covered within this data sheet. Refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- DeviceNet[™] data bytes filter support
- Standard and extended data frames
- · 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Fully backward compatible with the PIC18XXX8
 CAN module
- Three modes of operation:
 - Mode 0 Legacy mode
 - Mode 1 Enhanced Legacy mode with DeviceNet support
- Mode 2 FIFO mode with DeviceNet support
- · Support for remote frames with automated handling
- Double-buffered receiver with two prioritized received message storage buffers
- Six buffers programmable as RX and TX message buffers
- 16 full (standard/extended identifier) acceptance filters that can be linked to one of four masks
- Two full acceptance filter masks that can be assigned to any filter
- One full acceptance filter that can be used as either an acceptance filter or acceptance filter mask
- Three dedicated transmit buffers with application specified prioritization and abort capability
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- · Programmable clock source
- Programmable link to timer module for time-stamping and network synchronization
- · Low-power Sleep mode

24.1 Module Overview

The CAN bus module consists of a protocol engine and message buffering and control. The CAN protocol engine automatically handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the two receive registers.

The CAN module supports the following frame types:

- Standard Data Frame
- · Extended Data Frame
- Remote Frame
- Error Frame
- Overload Frame Reception

The CAN module uses the RB2/CANTX and RB3/ CANRX pins to interface with the CAN bus. In normal mode, the CAN module automatically overrides TRISB<2>. The user must ensure that TRISB<3> is set.

24.1.1 MODULE FUNCTIONALITY

The CAN bus module consists of a protocol engine, message buffering and control (see Figure 24-1). The protocol engine can best be understood by defining the types of data frames to be transmitted and received by the module.

The following sequence illustrates the necessary initialization steps before the ECAN module can be used to transmit or receive a message. Steps can be added or removed depending on the requirements of the application.

- 1. Initial LAT and TRIS bits for RX and TX CAN.
- 2. Ensure that the ECAN module is in Configuration mode.
- 3. Select ECAN Operational mode.
- 4. Set up the Baud Rate registers.
- 5. Set up the Filter and Mask registers.
- 6. Set the ECAN module to normal mode or any other mode required by the application logic.

TABLE 24-1: CAN CONTROLLER REGISTER MAP (CONTINUED)

Address ⁽¹⁾	Name	Address	Name	Address	Name	Address	Name
EFFh	(4)	EDFh	(4)	EBFh	(4)	E9Fh	(4)
EFEh	(4)	EDEh	(4)	EBEh	(4)	E9Eh	(4)
EFDh	(4)	EDDh	(4)	EBDh	(4)	E9Dh	(4)
EFCh	(4)	EDCh	(4)	EBCh	(4)	E9Ch	(4)
EFBh	(4)	EDBh	(4)	EBBh	(4)	E9Bh	(4)
EFAh	(4)	EDAh	(4)	EBAh	(4)	E9Ah	(4)
EF9h	(4)	ED9h	(4)	EB9h	(4)	E99h	(4)
EF8h	(4)	ED8h	(4)	EB8h	(4)	E98h	(4)
EF7h	(4)	ED7h	(4)	EB7h	(4)	E97h	(4)
EF6h	(4)	ED6h	(4)	EB6h	(4)	E96h	(4)
EF5h	(4)	ED5h	(4)	EB5h	(4)	E95h	(4)
EF4h	(4)	ED4h	(4)	EB4h	(4)	E94h	(4)
EF3h	(4)	ED3h	(4)	EB3h	(4)	E93h	(4)
EF2h	(4)	ED2h	(4)	EB2h	(4)	E92h	(4)
EF1h	(4)	ED1h	(4)	EB1h	(4)	E91h	(4)
EF0h	(4)	ED0h	(4)	EB0h	(4)	E90h	(4)
EEFh	(4)	ECFh	(4)	EAFh	(4)	E8Fh	(4)
EEEh	(4)	ECEh	(4)	EAEh	(4)	E8Eh	(4)
EEDh	(4)	ECDh	(4)	EADh	(4)	E8Dh	(4)
EECh	(4)	ECCh	(4)	EACh	(4)	E8Ch	(4)
EEBh	(4)	ECBh	(4)	EABh	(4)	E8Bh	(4)
EEAh	(4)	ECAh	(4)	EAAh	(4)	E8Ah	(4)
EE9h	(4)	EC9h	(4)	EA9h	(4)	E89h	(4)
EE8h	(4)	EC8h	(4)	EA8h	(4)	E88h	(4)
EE7h	(4)	EC7h	(4)	EA7h	(4)	E87h	(4)
EE6h	(4)	EC6h	(4)	EA6h	(4)	E86h	(4)
EE5h	(4)	EC5h	(4)	EA5h	(4)	E85h	(4)
EE4h	(4)	EC4h	(4)	EA4h	(4)	E84h	(4)
EE3h	(4)	EC3h	(4)	EA3h	(4)	E83h	(4)
EE2h	(4)	EC2h	(4)	EA2h	(4)	E82h	(4)
EE1h	(4)	EC1h	(4)	EA1h	(4)	E81h	(4)
EE0h	(4)	EC0h	(4)	EA0h	(4)	E80h	(4)

Note 1: Shaded registers are available in Access Bank low area, while the rest are available in Bank 15.

2: CANSTAT register is repeated in these locations to simplify application firmware. Unique names are given for each instance of the controller register due to the Microchip header file requirement.

3: These registers are not CAN registers.

4: Unimplemented registers are read as '0'.

CLRF	Clear f	CLRWDT	Clear Watchdog Timer			
Syntax:	CLRF f {,a}	Syntax:	CLRWDT			
Operands:	$0 \le f \le 255$	Operands:	None			
	a ∈ [0,1]	Operation:	$000h \rightarrow WDT$,			
Operation:	$\begin{array}{l} 000h \rightarrow f, \\ 1 \rightarrow Z \end{array}$		$\begin{array}{l} \text{000h} \rightarrow \text{WDT postscaler,} \\ 1 \rightarrow \overline{\text{TO}}, \end{array}$			
Status Affected:	Z		$1 \rightarrow PD$			
Encoding:	0110 101a ffff ffff	Status Affected:	TO, PD			
Description:	Clears the contents of the specified	Encoding:	0000 0000 0000 0100			
	register.	Description:	CLRWDT instruction resets the			
	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank		scaler of the WDT. Status bits TO and PD are set.			
If 'a' is '0' and the extended instruction		Words:	1			
	set is enabled, this instruction operates	Cycles:	1			
	In Indexed Literal Offset Addressing mode whenever $f < 95$ (5Fb). See	Q Cycle Activity:				
	Section 26.2.3 "Byte-Oriented and	Q1	Q2 Q3 Q4			
	Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.	Decode	No Process No operation Data operation			
Words:	1		operation Data operation			
Cycles:	1	Example:	CLRWDT			
Q Cycle Activity:		Before Instruc	ction			
Q1	Q2 Q3 Q4	WDT Co	ounter = ?			
Decode	ReadProcessWriteregister 'f'Dataregister 'f'	After Instruction WDT Co WDT Pos	on unter = 00h stscaler = 0			
Example:	CLRF FLAG_REG,1	TO PD	= 1 = 1			
Before Instruc	tion					
FLAG_R	EG = 5Ah					
FLAG_R	EG = 00h					

INCFSZ	SZ Increment f, Skip if 0							
Syntax:	INCFSZ f	{,d {,a}}						
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$						
Operation:	(f) + 1 \rightarrow de skip if result	(f) + 1 \rightarrow dest, skip if result = 0						
Status Affected:	None	None						
Encoding:	0011	0011 11da ffff ffff						
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'. If the result is '0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.							
	1							
O Cycles:	Note: 3 c by	ycles if skip a a 2-word instr	nd followed uction.					
	02	03	04					
Decode	Read	Process	Write to					
	register 'f'	Data	destination					
lf skip:								
Q1	Q2	Q3	Q4					
No	No	No	No					
operation	operation	operation	operation					
	0 Dy 2-word in: 02		04					
No	No	No	No					
operation	operation	operation	operation					
No	No	No	No					
operation	operation	operation	operation					
Example:	HERE I NZERO : ZERO :	INCFSZ CN	IT, 1, 0					
Before Instruc PC After Instructio	tion = Address	G (HERE)						
CNT If CNT PC If CNT PC	= CNT + 1 = 0; = Address ≠ 0; = Address	(ZERO) (NZERO)						

INFS	SNZ	Increment f, Skip if not 0						
Synta	ax:	INFSNZ f	{,d {,a}}					
Oper	ands:	$0 \leq f \leq 255$						
		d ∈ [0,1]						
0	otion	a ∈ [0,1]	$\mathbf{a} \in [0,1]$					
Oper	allon.	$(1) + 1 \rightarrow 00$ skip if result	t≠0					
Statu	s Affected:	None						
Enco	ding:	0100	10da ffi	ff ffff				
Desc	ription:	The content	ts of register 'f	' are				
		incremented placed in W placed back	d. If 'd' is '0', tł /. If 'd' is '1', th ‹ in register 'f'.	ne result is e result is				
		If the result	is not '0', the	next				
		instruction v	which is alread	ly fetched is				
		instead, ma	ind a NOP is ex iking it a two-c	vcle				
		instruction.	5	,				
		lf 'a' is '0', tl lf 'a' is '1', tl GPR bank.	he Access Bar he BSR is use	nk is selected. d to select the				
		If 'a' is '0' a	nd the extende	ed instruction				
		set is enabl	ed, this instruc	ction operates				
		in Indexed I	Literal Offset A	ddressing				
		Section 26	.2.3 "Byte-Ori	iented and				
		Bit-Oriente	d Instruction	s in Indexed				
		Literal Offs	set Mode" for	details.				
Word	IS:	1						
Cycle	es:	1(2)	valaa if akin a	ad followed				
		bv	a 2-word instr	uction.				
Q C	vcle Activity:							
	Q1	Q2	Q3	Q4				
	Decode	Read	Process	Write to				
		register 'f'	Data	destination				
lf sk	ip:							
	Q1	Q2	Q3	Q4				
	No	No	No	No				
lf ek	operation	operation	operation	operation				
11 56		02 02-word ins	03	04				
	No	No	No	No				
	operation	operation	operation	operation				
	No	No	No	No				
	operation	operation	operation	operation				
<u>Exan</u>	nple:	HERE I ZERO NZERO	INFSNZ REG	, 1 , 0				
	Before Instruc	tion						
		= Addross	(UFDF)					

PC	=	Address	(HERE)
After Instructi	on		
REG	=	REG + 1	
If REG	≠	0;	
PC	=	Address	(NZERO)
If REG	=	0;	
PC	=	Address	(ZERO)

POF)	Рор Тор	Pop Top of Return Stack					
Synt	ax:	POP	POP					
Oper	ands:	None						
Oper	ation:	$(TOS) \rightarrow b$	oit bucket					
Statu	is Affected:	None						
Enco	oding:	0000	0000	0000	0110			
Desc	cription:	The TOS N stack and then becon was pushe This instru the user to stack to in	value is pu is discard mes the p ed onto the ction is pu properly corporate	ulled off ed. The revious e return rovided t manage a softwa	the return TOS value value that stack. o enable the return are stack.			
Word	ds:	1						
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q3	}	Q4			
	Decode	No operation	POP T valu	OS e d	No operation			
Example:		POP GOTO	NEW					
Before Instructio TOS Stack (1 le		tion level down)	= 0 = 0)031A2h)14332h				
	After Instructio TOS PC	n	= C = N)14332h NEW				

PUSH	Push Top	Push Top of Return Stack					
Syntax:	PUSH	PUSH					
Operands:	None	None					
Operation:	$(PC + 2) \rightarrow$	TOS					
Status Affected:	None						
Encoding:	0000	0000	000	C	0101		
Description:	The PC + 2 the return s value is pus This instruc software sta then pushin	is pushe tack. The shed dow tion allow ack by m g it onto	ed onto e previo /n on th vs impl odifying the ret	the bus ne s leme g TC urn	top of TOS tack. enting a DS and stack.		
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3			Q4		
Decode	PUSH	No operation			No		
	PC + 2 onto	operat	ion	ope	eration		
	return stack	operat	Ion	ope	eration		
Example:	PC + 2 onto return stack	operat	ion	ope	eration		
Example: Before Instru TOS PC	PUSH ction	= 3 = 0	45Ah 124h	ope	eration		

SUBWFB			Subtract W from f with Borrow						
Synt	ax:	S	SUBWFB f {,d {,a}}						
Ope	rands:	0 d a	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$						
Оре	ration:	(f)	$(f) - (W) - (\overline{C}) \rightarrow dest$						
Statu	us Affected:	N	N, OV, C, DC, Z						
Enco	oding:		0101 10da ffff ffff						
		from in in If If G If So Bi	when the second	r 'f' (2's cc d' is '0', th '1', the re '. ne Access ne BSR is nd the exte ed, this ins ever $f \le 95$ 2.3 "Byte d Instruct d Instruct	Bank is Bank is Bank is used to ended ir struction et Addr 5 (5Fh). -Orient :ions in for def	is stored ored back selected. select the astruction operates essing See ed and Indexed			
Wor	ds:	1		et moue					
Cvcl	es:	1							
QC	cycle Activity:								
	Q1		Q2	Q3		Q4			
	Decode	re	Read gister 'f'	Proces Data	s ' de	Write to estination			
Exar	mple 1:		SUBWFB	REG, 1,	0				
	Before Instruc	tion							
	REG W C	= = =	19h 0Dh 1	(0001 (0000	1001) 1101)				
	After Instructio	on _	0Ch	(0000	1011)				
	W	=	0Dh	(0000	11011)				
	Z	=	1 0						
_	N	=	0	; result	is positi	ve			
Exar	<u>nple 2:</u> Roforo Instruc	tion	SUBWFB	REG, 0,	0				
	REG	=	1Bh	(0001	1011)				
	W C	=	1Ah 0	(0001	1010)				
	After Instruction	on =	1Bh	(0001	1011)				
	C Z N	=	1 1 0	; result	is zero				
Ехаг	mple 3:	-	SUBWFB	REG. 1.	0				
	Before Instruc	tion			-				
	REG W C	= = =	03h 0Eh 1	(0000 (0000	0011) 1101)				
	After Instruction	n							
	REG	=	F5h	(1111 :[2 's co	0100) mpl				
	W C Z	= = =	0Eh 0 0	(0000	1101)				
	Ň	=	ĭ	; result	is nega	tive			

SWAPF	Swap f							
Syntax:	SWAPF f	{,d {,a}}						
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]							
Operation:	$(f<3:0>) \rightarrow$ $(f<7:4>) \rightarrow$	dest<7:4>, dest<3:0>						
Status Affected:	None	None						
Encoding:	0011	10da :	ffff	ffff				
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in register 'f'.							
	lf 'a' is '0', t lf 'a' is '1', t GPR bank.	he Access I he BSR is ι	Bank is ised to :	selected. select the				
	If 'a' is '0' and the extended instructi set is enabled, this instruction opera in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Index							
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
Decode	Read register 'f'	Process Data	V des	/rite to stination				
Example: SWAPF REG, 1, 0 Before Instruction REG = 53h After Instruction REG = 35h								

26.2 Extended Instruction Set

In addition to the standard 75 instructions of the PIC18 instruction set, PIC18F2480/2580/4480/4580 devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment indirect and indexed addressing operations and the implementation of Indexed Literal Offset Addressing mode for many of the standard PIC18 instructions.

The additional features are disabled by default. To enable them, users must set the XINST Configuration bit.

The instructions in the extended set can all be classified as literal operations, which either manipulate the File Select Registers or use them for indexed addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution.

The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include:

- dynamic allocation and de-allocation of software stack space when entering and leaving subroutines
- function pointer invocation
- software Stack Pointer manipulation
- manipulation of variables located in a software stack

A summary of the instructions in the extended instruction set is provided in Table 26-3. Detailed descriptions are provided in **Section 26.2.2** "**Extended Instruction Set**". The opcode field descriptions in Table 26-1 apply to both the standard and extended PIC18 instruction sets.

Note: The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C; the user may likely never use these instructions directly in assembler. The syntax for these commands is provided as a reference for users who may be reviewing code that has been generated by a compiler.

26.2.1 EXTENDED INSTRUCTION SYNTAX

Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of indexed addressing, it is enclosed in square brackets ("[]"). This is done to indicate that the argument is used as an index or offset. MPASM[™] Assembler will flag an error if it determines that an index or offset value is not bracketed.

When the extended instruction set is enabled, brackets are also used to indicate index arguments in byteoriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 26.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands".

Note: In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ("{}").

Mnemonic, Operands		Description	Cycles	16-Bit Instruction Word				Status
		Description	Cycles	MSb		LSb	Affected	
ADDFSR	f, k	Add Literal to FSR	1	1110	1000	ffkk	kkkk	None
ADDULNK	k	Add Literal to FSR2 and Return	2	1110	1000	11kk	kkkk	None
CALLW		Call Subroutine using WREG	2	0000	0000	0001	0100	None
MOVSF	z _s , f _d	Move z _s (source) to 1st word	2	1110	1011	0 z z z	ZZZZ	None
		f _d (destination) 2nd word		1111	ffff	ffff	ffff	
MOVSS	z _s , z _d	Move z _s (source) to 1st word	2	1110	1011	1zzz	ZZZZ	None
		z _d (destination)2nd word		1111	XXXX	XZZZ	ZZZZ	
PUSHL	k	Store Literal at FSR2,	1	1110	1010	kkkk	kkkk	None
		Decrement FSR2						
SUBFSR	f, k	Subtract Literal from FSR	1	1110	1001	ffkk	kkkk	None
SUBULNK	k	Subtract Literal from FSR2 and Return	2	1110	1001	11kk	kkkk	None

TABLE 26-3: EXTENSIONS TO THE PIC18 INSTRUCTION SET

26.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE

Note:	Enabling	the	PIC18	instruction	set			
	extension	may	cause leg	gacy applicat	ions			
	to behave	b behave erratically or fail entirely.						

In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing mode (Section 6.6.1 "Indexed Addressing with Literal Offset"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank (a = 0), or in a GPR bank designated by the BSR (a = 1). When the extended instruction set is enabled and a = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument – that is, all byte-oriented and bit-oriented instructions, or almost half of the core PIC18 instructions – may behave differently when the extended instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between 'C' and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 26.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands").

Although the Indexed Literal Offset Addressing mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing.

Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset Addressing mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.

26.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the file register argument, 'f', in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value, 'k'. As already noted, this occurs only when 'f' is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within brackets, will generate an error in the MPASM[™] Assembler.

If the index argument is properly bracketed for Indexed Literal Offset Addressing, the Access RAM argument is never specified; it will automatically be assumed to be '0'. This is in contrast to standard operation (extended instruction set disabled) when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM Assembler.

The destination argument, 'd', functions as before.

In the latest versions of the MPASM assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command line option, $/_{y}$, or the PE directive in the source listing.

26.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.

Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.

When porting an application to the PIC18F2480/2580/ 4480/4580, it is very important to consider the type of code. A large, re-entrant application that is written in 'C' and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.





TABLE 28-4: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

				Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C < TA < +125^{\circ}C$ for extended				
Param No.	Symbol	Characteristic	C	Min	Тур	Max	Units	Conditions
D420		HLVD Voltage on VDD	VV = 0000	2.12	2.17	2.22	V	
		Transition High-to-Low	VV = 0001	2.18	2.23	2.28	V	
		Ľ	VV = 0010	2.31	2.36	2.42	V	
		Ľ	VV = 0011	2.38	2.44	2.49	V	
		Ľ	VV = 0100	2.54	2.60	2.66	V	
		Ľ	VV = 0101	2.72	2.79	2.85	V	
		Ľ	VV = 0110	2.82	2.89	2.95	V	
		Ľ	VV = 0111	3.05	3.12	3.19	V	
		Ľ	VV = 1000	3.31	3.39	3.47	V	
		Ľ	VV = 1001	3.46	3.55	3.63	V	
		Ľ	VV = 1010	3.63	3.71	3.80	V	
		Ľ	VV = 1011	3.81	3.90	3.99	V	
		Ľ	VV = 1100	4.01	4.11	4.20	V	
		Ľ	VV = 1101	4.23	4.33	4.43	V	
		Ľ	VV = 1110	4.48	4.59	4.69	V	
		Ľ	VV = 1111	1.14	1.2	1.26	V	

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIM	ETERS		
Dimension	MIN	NOM	MAX	
Contact Pitch		0.80 BSC		
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076A

NOTES: