



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf2480-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.0 OSCILLATOR CONFIGURATIONS

3.1 Oscillator Types

PIC18F2480/2580/4480/4580 devices can be operated in ten different oscillator modes. The user can program the Configuration bits, FOSC<3:0>, in Configuration Register 1H to select one of these ten modes:

- 1. LP Low-Power Crystal
- 2. XT Crystal/Resonator
- 3. HS High-Speed Crystal/Resonator
- 4. HSPLL High-Speed Crystal/Resonator with PLL Enabled
- 5. RC External Resistor/Capacitor with Fosc/4 Output on RA6
- 6. RCIO External Resistor/Capacitor with I/O on RA6
- 7. INTIO1 Internal Oscillator with Fosc/4 Output on RA6 and I/O on RA7
- 8. INTIO2 Internal Oscillator with I/O on RA6 and RA7
- 9. EC External Clock with Fosc/4 Output
- 10. ECIO External Clock with I/O on RA6

3.2 Crystal Oscillator/Ceramic Resonators

In XT, LP, HS or HSPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 3-1 shows the pin connections.

The oscillator design requires the use of a parallel resonant crystal.

Note: Use of a series resonant crystal may give a frequency out of the crystal manufacturer's specifications. FIGURE 3-1:

CRYSTAL/CERAMIC RESONATOR OPERATION (XT, LP, HS OR HSPLL CONFIGURATION)




TABLE 3-1:CAPACITOR SELECTION FOR
CERAMIC RESONATORS

Typical Capacitor Values Used: Mode OSC1 OSC2 Freq XT 56 pF 455 kHz 56 pF 47 pF 47 pF 2.0 MHz 4.0 MHz 33 pF 33 pF HS 8.0 MHz 27 pF 27 pF 16.0 MHz 22 pF 22 pF

Capacitor values are for design guidance only.

These capacitors were tested with the resonators listed below for basic start-up and operation. **These values are not optimized**.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes on page 30 for additional information.

Resonators Used:								
455 kHz 4.0 MHz								
2.0 MHz	8.0 MHz							
16	.0 MHz							

Note: When using resonators with frequencies above 3.5 MHz, the use of HS mode, rather than XT mode, is recommended. HS mode may be used at any VDD for which the controller is rated. If HS is selected, it is possible that the gain of the oscillator will overdrive the resonator. Therefore, a series resistor should be placed between the OSC2 pin and the resonator. As a good starting point, the recommended value of Rs is 330Ω.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on Page:
RXB0CON Mode 0	RXFUL	RXM1	RXM0 ⁽⁷⁾	(7)	RXRTRRO ⁽⁷⁾	RXBODBEN ⁽⁷⁾	JTOFF ⁽⁷⁾	FILHITO ⁽⁷⁾	000- 0000	59, 293
RXB0CON Mode 1, 2	RXFUL	RXM1	RTRRO	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0	0000 0000	59, 293
RXB1D7	RXB1D77	RXB1D76	RXB1D75	RXB1D74	RXB1D73	RXB1D72	RXB1D71	RXB1D70	XXXX XXXX	59, 298
RXB1D6	RXB1D67	RXB1D66	RXB1D65	RXB1D64	RXB1D63	RXB1D62	RXB1D61	RXB1D60	XXXX XXXX	59, 298
RXB1D5	RXB1D57	RXB1D56	RXB1D55	RXB1D54	RXB1D53	RXB1D52	RXB1D51	RXB1D50	XXXX XXXX	59, 298
RXB1D4	RXB1D47	RXB1D46	RXB1D45	RXB1D44	RXB1D43	RXB1D42	RXB1D41	RXB1D40	XXXX XXXX	59, 298
RXB1D3	RXB1D37	RXB1D36	RXB1D35	RXB1D34	RXB1D33	RXB1D32	RXB1D31	RXB1D30	XXXX XXXX	59, 298
RXB1D2	RXB1D27	RXB1D26	RXB1D25	RXB1D24	RXB1D23	RXB1D22	RXB1D21	RXB1D20	XXXX XXXX	59, 298
RXB1D1	RXB1D17	RXB1D16	RXB1D15	RXB1D14	RXB1D13	RXB1D12	RXB1D11	RXB1D10	XXXX XXXX	59, 298
RXB1D0	RXB1D07	RXB1D06	RXB1D05	RXB1D04	RXB1D03	RXB1D02	RXB1D01	RXB1D00	XXXX XXXX	59, 298
RXB1DLC	_	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	-xxx xxxx	59, 298
RXB1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	59, 297
RXB1EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	59, 297
RXB1SIDL	SID2	SID1	SID0	SRR	EXID	_	EID17	EID16	XXXX XXXX	59, 297
RXB1SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	60, 296
RXB1CON Mode 0	RXFUL	RXM1	RXM0 ⁽⁷⁾	(7)	RXRTRRO ⁽⁷⁾	FILHIT2 ⁽⁷⁾	FILHIT1 ⁽⁷⁾	FILHITO ⁽⁷⁾	000- 0000	60, 293
RXB1CON Mode 1, 2	RXFUL	RXM1	RTRRO	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0	0000 0000	60, 293
TXB0D7	TXB0D77	TXB0D76	TXB0D75	TXB0D74	TXB0D73	TXB0D72	TXB0D71	TXB0D70	XXXX XXXX	60, 290
TXB0D6	TXB0D67	TXB0D66	TXB0D65	TXB0D64	TXB0D63	TXB0D62	TXB0D61	TXB0D60	XXXX XXXX	60, 290
TXB0D5	TXB0D57	TXB0D56	TXB0D55	TXB0D54	TXB0D53	TXB0D52	TXB0D51	TXB0D50	XXXX XXXX	60, 290
TXB0D4	TXB0D47	TXB0D46	TXB0D45	TXB0D44	TXB0D43	TXB0D42	TXB0D41	TXB0D40	XXXX XXXX	60, 290
TXB0D3	TXB0D37	TXB0D36	TXB0D35	TXB0D34	TXB0D33	TXB0D32	TXB0D31	TXB0D30	XXXX XXXX	60, 290
TXB0D2	TXB0D27	TXB0D26	TXB0D25	TXB0D24	TXB0D23	TXB0D22	TXB0D21	TXB0D20	XXXX XXXX	60, 290
TXB0D1	TXB0D17	TXB0D16	TXB0D15	TXB0D14	TXB0D13	TXB0D12	TXB0D11	TXB0D10	XXXX XXXX	60, 290
TXB0D0	TXB0D07	TXB0D06	TXB0D05	TXB0D04	TXB0D03	TXB0D02	TXB0D01	TXB0D00	XXXX XXXX	60, 290
TXB0DLC	—	TXRTR	_	—	DLC3	DLC2	DLC1	DLC0	-x xxxx	60, 291
TXB0EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	60, 290
TXB0EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	60, 289
TXB0SIDL	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxx- x-xx	60, 289
TXB0SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	60, 289
TXB0CON	TXBIF	TXABT	TXLARB	TXERR	TXREQ	_	TXPRI1	TXPRI0	0000 0-00	60, 288
TXB1D7	TXB1D77	TXB1D76	TXB1D75	TXB1D74	TXB1D73	TXB1D72	TXB1D71	TXB1D70	XXXX XXXX	60, 290
TXB1D6	TXB1D67	TXB1D66	TXB1D65	TXB1D64	TXB1D63	TXB1D62	TXB1D61	TXB1D60	XXXX XXXX	60, 290
TXB1D5	TXB1D57	TXB1D56	TXB1D55	TXB1D54	TXB1D53	TXB1D52	TXB1D51	TXB1D50	XXXX XXXX	60, 290
TXB1D4	TXB1D47	TXB1D46	TXB1D45	TXB1D44	TXB1D43	TXB1D42	TXB1D41	TXB1D40	XXXX XXXX	60, 290
TXB1D3	TXB1D37	TXB1D36	TXB1D35	TXB1D34	TXB1D33	TXB1D32	TXB1D31	TXB1D30	XXXX XXXX	60, 290
TXB1D2	TXB1D27	TXB1D26	TXB1D25	TXB1D24	TXB1D23	TXB1D22	TXB1D21	TXB1D20	XXXX XXXX	60, 290

TABLE 6-2: REGISTER FILE SUMMARY (PIC18F2480/2580/4480/4580) (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

2: The SBOREN bit is only available when CONFIG2L<1:0> = 01; otherwise, it is disabled and reads as '0'. See Section 5.4 "Brown-out Reset (BOR)".

3: These registers and/or bits are not implemented on PIC18F2X80 devices and are read as '0'. Reset values are shown for PIC18F4X80 devices; individual unimplemented bits should be interpreted as '--'.

4: The PLLEN bit is only available in specific oscillator configuration; otherwise, it is disabled and reads as '0'. See Section 3.6.4 "PLL in INTOSC Modes".

5: The RE3 bit is only available when Master Clear Reset is disabled (CONFIG3H<7> = 0); otherwise, RE3 reads as '0'. This bit is read-only.

6: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

7: CAN bits have multiple functions depending on the selected mode of the CAN module.

8: This register reads all '0's until the ECAN[™] technology is set up in Mode 1 or Mode 2.

9: These registers are available on PIC18F4X80 devices only.

6.6.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET MODE


The use of Indexed Literal Offset Addressing mode effectively changes how the lower half of Access RAM (00h to 7Fh) is mapped. Rather than containing just the contents of the bottom half of Bank 0, this mode maps the contents from Bank 0 and a user-defined "window" that can be located anywhere in the data memory space. The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described (see **Section 6.3.2 "Access Bank**"). An example of Access Bank remapping in this addressing mode is shown in Figure 6-10.

Remapping of the Access Bank applies *only* to operations using the Indexed Literal Offset mode. Operations that use the BSR (Access RAM bit is '1') will continue to use Direct Addressing as before. Any indirect or indexed operation that explicitly uses any of the indirect file operands (including FSR2) will continue to operate as standard Indirect Addressing. Any instruction that uses the Access Bank, but includes a register address of greater than 05Fh, will use Direct Addressing and the normal Access Bank map.

6.6.4 BSR IN INDEXED LITERAL OFFSET MODE

Although the Access Bank is remapped when the extended instruction set is enabled, the operation of the BSR remains unchanged. Direct Addressing using the BSR to select the data memory bank operates in the same manner as previously described.

FIGURE 6-10: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING



R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
OSCFIF	CMIF ⁽¹⁾	_	EEIF	BCLIF	HLVDIF	TMR3IF	ECCP1IF ⁽¹⁾			
bit 7	•						bit (
Logondi										
Legend: R = Readable	a hit	W = Writable	hit	II – I Inimpler	mented bit, read	1 as 'O'				
-n = Value at		'1' = Bit is se		'0' = Bit is cle		x = Bit is unk	nown			
			L		areu					
bit 7	OSCFIF: Os	cillator Fail Inte	errupt Flag bit							
				as changed to	INTOSC (must	be cleared in	software)			
		clock operating		Ū	,		,			
bit 6	CMIF: Com	parator Interrup	t Flag bit ⁽¹⁾							
		rator input has o		t be cleared in	software)					
	-	rator input has r	-							
bit 5	-	nted: Read as								
bit 4		EEPROM/Flash			•					
		te operation is on the operation is read to be a construction is read to be a constructed as the construction is read to be a constructed as the construction is read to be a constructed as the	• •		,					
bit 3		Collision Interre	-		i starteu					
bit 0		ollision occurre		ared in softwar	e)					
		collision occurr								
bit 2	HLVDIF: Hig	gh/Low-Voltage	Detect Interru	pt Flag bit						
		oltage conditior								
		•	•	•	Detect trip point					
bit 1		1R3 Overflow Ir								
		egister overflow egister did not o	•	leared in softw	are)					
bit 0		•								
	ECCP1IF: CCPx Interrupt Flag bit ⁽¹⁾									
	<u>Capture mode:</u> 1 = A TMR1 register capture occurred (must be cleared in software)									
		R1 register capt								
	Compare me									
		1 register comp R1 register com			cleared in softw	vare)				
	PWM mode	•	pare match oc	culleu						
	Unused in th	-								

Note 1: These bits are available in PIC18F4X80 and reserved in PIC18F2X80 devices.

10.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Enable registers (PIE1, PIE2). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

REGISTER 10-7: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

PSPIE ⁽¹⁾ ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE bit 7 bit 0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 7 bit 0	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
	bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	PSPIE: Parallel Slave Port Read/Write Interrupt Enable bit ⁽¹⁾
	1 = Enables the PSP read/write interrupt0 = Disables the PSP read/write interrupt
bit 6	ADIE: A/D Converter Interrupt Enable bit
	1 = Enables the A/D interrupt0 = Disables the A/D interrupt
bit 5	RCIE: EUSART Receive Interrupt Enable bit
	1 = Enables the EUSART receive interrupt
	0 = Disables the EUSART receive interrupt
bit 4	TXIE: EUSART Transmit Interrupt Enable bit
	1 = Enables the EUSART transmit interrupt
	0 = Disables the EUSART transmit interrupt
bit 3	SSPIE: Master Synchronous Serial Port Interrupt Enable bit
	1 = Enables the MSSP interrupt
	0 = Disables the MSSP interrupt
bit 2	CCP1IE: CCP1 Interrupt Enable bit
	1 = Enables the CCP1 interrupt
	0 = Disables the CCP1 interrupt
bit 1	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit
	1 = Enables the TMR2 to PR2 match interrupt
1.11.0	0 = Disables the TMR2 to PR2 match interrupt
bit 0	TMR1IE: TMR1 Overflow Interrupt Enable bit
	1 = Enables the TMR1 overflow interrupt
	0 = Disables the TMR1 overflow interrupt
Note 4. This	hit is recorded on DIC10E2X00 devisees abyeve maintain this hit also

Note 1: This bit is reserved on PIC18F2X80 devices; always maintain this bit clear.

Mode 0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
Mode U	IRXIP	WAKIP	ERRIP	TXB2IP	TXB1IP ⁽¹⁾	TXB0IP ⁽¹⁾	RXB1IP	RXB0IP
Mode 1,2	R/W-1	R/W-1 WAKIP	R/W-1 ERRIP	R/W-1 TXBnIP	R/W-1 TXB1IP ⁽¹⁾	R/W-1 TXB0IP ⁽¹⁾	R/W-1 RXBnIP	R/W-1 FIFOWMIP
	bit 7	WANIP	ERRIP	TADIIP	IXBIIP()	I ADUIP(/	RADIIIP	bit (
	bit i							bit (
Legend:								
R = Readat	ole bit		W = Writabl	e bit	U = Unimple	mented bit, r	ead as '0'	
-n = Value a	at POR		'1' = Bit is s	et	'0' = Bit is cl	eared	x = Bit is un	known
bit 7	IRXIP: CAN 1 = High pric 0 = Low pric		ived Messag	e Interrupt P	Priority bit			
bit 6	WAKIP: CA 1 = High prid 0 = Low prid	•	v Wake-up In	terrupt Priori	ity bit			
bit 5	ERRIP: CAN 1 = High pric 0 = Low pric		terrupt Priori	ty bit				
bit 4			uffer 2 Interr	upt Priority t	bit			
	When CAN	<u>is in Mode 1 d</u> N Transmit E ority		ot Priority bit				
bit 3	TXB1IP: CA 1 = High pric 0 = Low pric	•	uffer 1 Interr	upt Priority t	_{Dit} (1)			
bit 2	TXB0IP: CA 1 = High pric 0 = Low pric		uffer 0 Interr	upt Priority t	bit ⁽¹⁾			
bit 1	When CAN	is in Mode 0: AN Receive B ority	uffer 1 Intern	upt Priority b	it			
				ots Priority bi	t			
bit 0	RXB0IP: CA 1 = High prid 0 = Low prid When CAN			upt Priority b	it			
			nark Interrup	t Priority bit				

REGISTER 10-12: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER 3

Note 1: In CAN Mode 1 and 2, these bits are forced to '0'.

PIC18F2480/2580/4480/4580

NOTES:

14.2 Timer2 Interrupt

Timer2 also can generate an optional device interrupt. The Timer2 output signal (TMR2 to PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>).

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS<3:0> (T2CON<6:3>).

14.3 TMR2 Output

The unscaled output of TMR2 is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP module operating in SPI mode. Additional information is provided in Section 18.0 "Master Synchronous Serial Port (MSSP) Module".




FIGURE 14-1: TIMER2 BLOCK DIAGRAM

TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:		
INTCON	GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF										
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	58		
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	58		
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	58		
TMR2	Timer2 Register										
T2CON	T2OUTPS3 T2OUTPS2 T2OUTPS1 T2OUTPS0 TMR2ON T2CKPS1 T2CKPS0										
PR2	Timer2 Peri	iod Register							56		

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: These bits are unimplemented on PIC18F2X80 devices; always maintain these bits clear.

In addition to the expanded range of modes available through the CCP1CON register, the ECCP module has two additional registers associated with Enhanced PWM operation and auto-shutdown features. They are:

- ECCP1DEL (Dead-Band Delay)
- ECCP1AS (Auto-Shutdown Control)

17.1 ECCP Outputs and Configuration

The Enhanced CCP module may have up to four PWM outputs, depending on the selected operating mode. These outputs, designated P1A through P1D, are multiplexed with I/O pins on PORTC and PORTD. The outputs that are active depend on the CCP operating mode selected. The pin assignments are summarized in Table 17-1.

To configure the I/O pins as PWM outputs, the proper PWM mode must be selected by setting the EPWM1M<1:0> and CCP1M<3:0> bits. The appropriate TRISC and TRISD direction bits for the port pins must also be set as outputs.

17.1.1 ECCP MODULES AND TIMER RESOURCES

Like the standard CCP modules, the ECCP module can utilize Timers 1, 2 or 3, depending on the mode selected. Timer1 and Timer3 are available for modules in Capture or Compare modes, while Timer2 is available for modules in PWM mode. Interactions between the standard and Enhanced CCP modules are identical to those described for standard CCP modules. Additional details on timer resources are provided in Section 16.1.1 "CCP Modules and Timer Resources".

17.2 Capture and Compare Modes

Except for the operation of the Special Event Trigger discussed below, the Capture and Compare modes of the ECCP1 module are identical in operation to that of CCP1. These are discussed in detail in Section 16.2 "Capture Mode" and Section 16.3 "Compare Mode".

17.2.1 SPECIAL EVENT TRIGGER

The Special Event Trigger output of ECCP1 resets the TMR1 or TMR3 register pair, depending on which timer resource is currently selected. This allows the ECCP1 register to effectively be a 16-bit programmable period register for Timer1 or Timer3. The Special Event Trigger for ECCP1 can also start an A/D conversion. In order to start the conversion, the A/D Converter must be previously enabled.

17.3 Standard PWM Mode

When configured in Single Output mode, the ECCP module functions identically to the standard CCP module in PWM mode, as described in **Section 16.4** "**PWM Mode**". This is also sometimes referred to as "Compatible CCP" mode, as in Table 17-1.

Note:	When setting up single output PWM opera-								
	tions, users are free to use either of the								
	processes described in Section 16.4.4								
	"Setup for PWM Operation" or								
	Section 17.4.9 "Setup for PWM Opera-								
	tion". The latter is more generic, but will								
	work for either single or multi-output PWM.								

ECCP Mode	ECCP Mode CCP1CON Configuration		RD4 RD5		RD7
	All	PIC18F4480/4580) Devices:		
Compatible CCP	00xx 11xx	CCP1	RD5/PSP5	RD6/PSP6	RD7/PSP7
Dual PWM	10xx 11xx	P1A	P1B	RD6/PSP6	RD7/PSP7
Quad PWM	x1xx 11xx	P1A	P1B	P1C	P1D

TABLE 17-1: PIN ASSIGNMENTS FOR VARIOUS ECCP MODES

Legend: x = Don't care. Shaded cells indicate pin assignments not used by ECCP1 in a given mode.

REGISTER 24-2: CANSTAT: CAN STATUS REGISTER

Mode 0	R-1	R-0	R-0	R-0	R-0	R-0	R-0	U-0
Mode 0	OPMODE2 ⁽¹⁾	OPMODE1 ⁽¹⁾	OPMODE0 ⁽¹⁾	_	ICODE3	ICODE2	ICODE1	
Mada 1.2	R-1	R-0	R-0	R-0	R-0	R-0	R-0	R-0
Mode 1,2	OPMODE2 ⁽¹⁾ OPMODE1 ⁽¹⁾		OPMODE0 ⁽¹⁾	EICODE4	EICODE3	EICODE2	EICODE1	EICODE0
	bit 7							bit 0
Legend:								
R = Readable bit		W = Writable	bit	U = Unimplemented bi		read as '0'		
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		

bit 7-5 **OPMODE<2:0>:** Operation Mode Status bits⁽¹⁾

- 111 = Reserved
- 110 = Reserved
- 101 = Reserved
- 100 = Configuration mode
- 011 = Listen Only mode
- 010 = Loopback mode
- 001 = Disable/Sleep mode
- 000 = Normal mode

bit 4 Mode 0:

Unimplemented: Read as '0'

bit 3-1 ICODE<3:1>: Interrupt Code bits

When an interrupt occurs, a prioritized coded interrupt value will be present in these bits. This code indicates the source of the interrupt. By copying ICODE<3:1> to WIN<3:0> (Mode 0) or EICODE<4:0> to EWIN<4:0> (Mode 1 and 2), it is possible to select the correct buffer to map into the Access Bank area. See Example 24-2 for a code example. To simplify the description, the following table lists all five bits.

	Mode 0	Mode 1	Mode 2
No interrupt	00000	00000	00000
CAN bus error interrupt	00010	00010	00010
TXB2 interrupt	00100	00100	00100
TXB1 interrupt	00110	00110	00110
TXB0 interrupt	01000	01000	01000
RXB1 interrupt	01010	10001	
RXB0 interrupt	01100	10000	10000
Wake-up interrupt	00010	01110	01110
RXB0 interrupt		10000	10000
RXB1 interrupt		10001	10000
RX/TX B0 interrupt		10010	10010 (2)
RX/TX B1 interrupt		10011	10011 (2)
RX/TX B2 interrupt		10100	10100 (2)
RX/TX B3 interrupt		10101	10101 (2)
RX/TX B4 interrupt		10110	10110 (2)
RX/TX B5 interrupt		10111	10111 (2)

bit 0 Unimplemented: Read as '0'

bit 4-0 Mode 1, 2:

EICODE<4:0>: Interrupt Code bits

See ICODE<3:1> above.

- **Note 1:** To achieve maximum power saving and/or able to wake-up on CAN bus activity, switch CAN module in Disable/Sleep mode before putting device to Sleep.
 - 2: If buffer is configured as receiver, EICODE bits will contain '10000' upon interrupt.

REGISTER 25-8: CONFIG6L: CONFIGURATION REGISTER 6 LOW (BYTE ADDRESS 30000Ah)

U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1
—	—	—	—	WRT3 ⁽¹⁾	WRT2 ⁽¹⁾	WRT1	WRT0
bit 7							bit 0

Legend:			
R = Reada	ble bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value	when device i	s unprogrammed	u = Unchanged from programmed state
bit 7-4	Unimple	mented: Read as '0'	
bit 3	WRT3: V	Vrite Protection bit ⁽¹⁾	
		< 3 (006000-007FFFh) not wr < 3 (006000-007FFFh) write-r	•
bit 2	WRT2: V	Vrite Protection bit ⁽¹⁾	
		< 2 (004000-005FFFh) not wr < 2 (004000-005FFFh) write-r	-
bit 1	WRT1 : V	Vrite Protection bit	
		< 1 (002000-003FFFh) not wr < 1 (002000-003FFFh) write-r	-
bit 0	1 = Block	Vrite Protection bit < 0 (000800-001FFFh) not wr < 0 (000800-001FFFh) write-;	•

Note 1: Unimplemented in PIC18FX480 devices; maintain this bit set.

REGISTER 25-9: CONFIG6H: CONFIGURATION REGISTER 6 HIGH (BYTE ADDRESS 30000Bh)

R/C-1	R/C-1	R-1	U-0	U-0	U-0	U-0	U-0	
WRTD	WRTB	WRTC ⁽¹⁾		—	—	—	—	
bit 7 bit 0								

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when device is un	programmed	u = Unchanged from programmed state

bit 7	WRTD: Data EEPROM Write Protection bit 1 = Data EEPROM not write-protected 0 = Data EEPROM write-protected
bit 6	WRTB: Boot Block Write Protection bit
	1 = Boot Block (000000-0007FFh) not write-protected0 = Boot Block (000000-0007FFh) write-protected
bit 5	WRTC: Configuration Register Write Protection bit ⁽¹⁾
	 1 = Configuration registers (300000-3000FFh) not write-protected 0 = Configuration registers (300000-3000FFh) write-protected
bit 4-0	Unimplemented: Read as '0'

Note 1: This bit is read-only in normal execution mode; it can be written only in Program mode.

PIC18F2480/2580/4480/4580

DAW	Decimal A	Adjust W Re	gister	DECF	Decreme	nt f	
Syntax:	DAW			Syntax:	DECF f{,c	1 {,a}}	
Operands: Operation:	None If [W<3:0> >9] or [DC = 1] then, (W<3:0>) + $6 \rightarrow$ W<3:0>;		Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]			
	else,			Operation:	$(f) - 1 \rightarrow de$	est	
	(W<3:0>) –	→ VV<3:U>;		Status Affected:	C, DC, N, C	DV, Z	
	•	>9] or [C = 1] t 6 → W<7:4>; → W<7:4>	hen,	Encoding: Description:	result is sto result is sto	register 'f'. If red in W. If 'd red back in re	' is '1', the
Status Affected:	C				,		ed to select the
Encoding: Description:	resulting fro variables (e	the eight-bit work the eight-bit work the earlier a contract packed as a correct packed by the packe	value in W, addition of two BCD format)		If 'a' is '0' a set is enabl in Indexed mode wher Section 26	ed, this instru Literal Offset / lever f ≤ 95 (5 . 2.3 "Byte-O r	Fh). See
Words:	1				Literal Offs	set Mode" for	details.
Cycles:	1			Words:	1		
Q Cycle Activity:				Cycles:	1		
Q1	Q2	Q3	Q4	Q Cycle Activity:			
Decode	Read register W	Process Data	Write W	Q1	Q2	Q3	Q4
Example 1:		2010		Decode	Read register 'f'	Process Data	Write to destination
Before Instruc				Example:	DECF	CNT, 1, 0	I
W C DC	= A5h = 0 = 0			Before Instruc CNT Z	ction = 01h = 0		
After Instructi W C DC Example 2:	on = 05h = 1 = 0			After Instructi CNT Z	-		
Before Instruct W C DC After Instructi W C DC	= CEh = 0 = 0						

PIC18F2480/2580/4480/4580

RRNCF	Rotate Ri	Rotate Right f (No Carry)						
Syntax:	RRNCF f	{,d {,a}}						
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	d ∈ [0,1]						
Operation:	· · ·	$(f) \rightarrow dest,$ $(f<0>) \rightarrow dest<7>$						
Status Affected:	N, Z							
Encoding:	0100	00da f	fff	ffff				
Description:	The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.							
	mode when Section 26 Bit-Oriente	never f ≤ 95 .2.3 "Byte- d Instruction	(5Fh). Se Oriented ons in In-	and dexed				
	mode when Section 26 Bit-Oriente	never f ≤ 95 .2.3 "Byte- d Instruction	(5Fh). Se Oriented ons in In or details	and dexed				
Words:	mode when Section 26 Bit-Oriente	never f ≤ 95 5.2.3 "Byte- ed Instructionset Mode" f	(5Fh). Se Oriented ons in In or details	and dexed				
Words: Cycles:	mode when Section 26 Bit-Oriente Literal Offs	never f ≤ 95 5.2.3 "Byte- ed Instructionset Mode" f	(5Fh). Se Oriented ons in In or details	and dexed				
	mode wher Section 26 Bit-Oriente Literal Offs 1	never f ≤ 95 5.2.3 "Byte- ed Instructionset Mode" f	(5Fh). Se Oriented ons in In or details	and dexed				
Cycles:	mode wher Section 26 Bit-Oriente Literal Offs 1	never f ≤ 95 5.2.3 "Byte- ed Instructionset Mode" f	(5Fh). Se Oriented ons in In- for details	and dexed				
Cycles: Q Cycle Activity:	mode wher Section 26 Bit-Oriente Literal Offs 1	never f ≤ 95 .2.3 "Byte- ed Instructi set Mode" f regis	(5Fh). Se Oriented ons in In for details ter f	ee and dexed				
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruct REG	mode when Section 26 Bit-Oriente Literal Offs 1 1 1 2 Q2 Read register 'f' RRNCF I ction = 1101 0	ever f ≤ 95 2.3 "Byte- ed Instruction set Mode" f regis Q3 Process Data REG, 1, 0	(5Fh). Se Oriented ons in In- for details ter f	ee and dexed				
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruct	mode when Section 26 Bit-Oriente Literal Offs 1 1 1 2 Q2 Read register 'f' RRNCF I ction = 1101 0	Q3 Q3 REG, 1, 0	(5Fh). Se Oriented ons in In- for details ter f	ee and dexed				
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruct REG After Instruction REG	mode when Section 26 Bit-Oriente Literal Offs 1 1 1 2 Q2 Read register 'f' RRNCF I e 1101 Con	ever f ≤ 95 2.3 "Byte- ed Instruction set Mode" f regis Q3 Process Data REG, 1, 0 0111 1011	(5Fh). Se Oriented ons in In for details ter f	ee and dexed				
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruct REG After Instruction REG	mode when Section 26 Bit-Oriente Literal Offs 1 1 1 1 Q2 Read register 'f' RRNCF I ction = 1101 C on = 1110 1 RRNCF I	ever f ≤ 95 2.3 "Byte- ed Instruction set Mode" f regis Q3 Process Data REG, 1, 0 0111 1011	(5Fh). Se Oriented ons in In for details ter f	ee and dexed				
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instructor REG After Instruction REG Example 2:	mode when Section 26 Bit-Oriente Literal Offs 1 1 1 1 2 Q2 Read register 'f' RRNCF I tion = 1101 0 RRNCF I RRNCF I tion = 1110 1	never f ≤ 95 2.3 "Byte-idinstruction ad Instruction set Mode" f regis Q3 Process Data REG, 1, 0 0111 1011 REG, 0, 0	(5Fh). Se Oriented ons in In for details ter f	ee and dexed				

OCT	-	Set f							
SETI		Set I							
Synta	X:	SETF f{,	SETF f {,a}						
Opera	ands:	$0 \leq f \leq 255$							
		a ∈ [0,1]							
Opera	ation:	$FFh\tof$							
Status	s Affected:	None							
Enco	ding:	0110	100a	ffff	ffff				
Desci	ription:	The conten are set to F		specified I	register				
		,	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank						
		If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.							
Word	s:	1							
Cycle	s:	1	1						
QCy	cle Activity:								
	Q1	Q2	Q3	3	Q4				
	Decode	Read register 'f'	Proce Data		Write gister 'f'				

		register 'f'	Data	register 'f'
<u>Exan</u>	nple:	SETF	REG,1	
	Before Instruc REG After Instructio	= 5A	h	

= FFh

REG

27.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit™ 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

27.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

27.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

27.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

27.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

28.1 DC Characteristics: Supply Voltage PIC18F2480/2580/4480/4580 (Industrial, Extended) PIC18LF2480/2580/4480/4580 (Industrial)

PIC18LF2480/2580/4480/4580 (Industrial) PIC18F2480/2580/4480/4580 (Industrial, Extended)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
		Je Prese Contraction of the second seco			ons (unless otherwise stated) -40°C \leq TA \leq +85°C for industrial -40°C \leq TA \leq +125°C for extended		
Param No. Symbol Characteristic			Min	Тур	Мах	Units	Conditions
	Vdd	Supply Voltage					
D001		PIC18LF2X80/4X80	2.0		5.5	V	
		PIC18F2X80/4X80	4.2	_	5.5	V	
D001C	AVdd	Analog Supply Voltage	Vdd - 0.3	—	VDD + 0.3	V	
D001D	AVss	Analog Ground Voltage	Vss - 0.3	_	Vss + 0.3	V	
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5	_	—	V	
D003	VPOR	VDD Start Voltage to ensure Internal Power-on Reset Signal	—	_	0.7	V	See section on Power-on Reset for details
D004	SVDD	VDD Rise Rate to ensure Internal Power-on Reset Signal	0.05	—	_	V/ms	See section on Power-on Reset for details
	VBOR	Brown-out Reset Voltage					
D005		PIC18LF2X80/4X80					
		BORV<1:0> = 11	2.00	2.1	2.16	V	
		BORV<1:0> = 10	2.65	2.79	2.93	V	
D005		All Devices					
		BORV<1:0> = 01 ⁽²⁾	4.11	4.33	4.55	V	
		BORV<1:0> = 00	4.36	4.59	4.82	V	


Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

2: With BOR enabled, full-speed operation (FOSC = 40 MHz) is supported until a BOR occurs. This is valid although VDD may be below the minimum voltage for this frequency.

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX			
Number of Pins	N		28				
Pitch	е		0.65 BSC				
Overall Height	А	0.80	0.90	1.00			
Standoff	A1	0.00	0.02	0.05			
Contact Thickness	A3	0.20 REF					
Overall Width	E		6.00 BSC				
Exposed Pad Width	E2	3.65	3.70	4.20			
Overall Length	D		6.00 BSC				
Exposed Pad Length	D2	3.65	3.70	4.20			
Contact Width	b	0.23	0.30	0.35			
Contact Length	L	0.50 0.55 0.70					
Contact-to-Exposed Pad	К	0.20	-	_			

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.


3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length





Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	_
Optional Center Pad Width	W2			4.25
Optional Center Pad Length	T2			4.25
Contact Pad Spacing	C1		5.70	
Contact Pad Spacing	C2		5.70	
Contact Pad Width (X28)	X1			0.37
Contact Pad Length (X28)	Y1			1.00
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	Jnits MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Number of Leads	N	44		
Lead Pitch	е	0.80 BSC		
Overall Height	A	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	ф	0°	3.5°	7°
Overall Width	E	12.00 BSC		
Overall Length	D	12.00 BSC		
Molded Package Width	E1	10.00 BSC		
Molded Package Length	D1	10.00 BSC		
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.30	0.37	0.45
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

PIC18F2480/2580/4480/4580

Indexed Literal Offset Addressing Mode	
and Standard PIC18 Instructions	
Indexed Literal Offset Mode	
Indirect Addressing	
INFSNZ	
Initialization Conditions for all Registers	
Instruction Cycle	
Instruction Flow/Pipelining	
Instruction Set	
ADDLW	
ADDWF	
ADDWF (Indexed Literal Offset mode)	
ADDWFC ANDLW	
ANDEW	
BC	
BCF	
BN	
BNC	
BNN	
BNOV	378
BNZ	378
BOV	381
BRA	379
BSF	379
BSF (Indexed Literal Offset mode)	415
BTFSC	
BTFSS	
BTG	
BZ	
CALL	
CLRF	
CLRWDT	
COMF	384
COMF CPFSEQ	384 384
COMF CPFSEQ CPFSGT	384 384 385
COMF CPFSEQ CPFSGT CPFSLT	384 384 385 385
COMF CPFSEQ CPFSGT CPFSLT DAW	384 384 385 385 386
COMF CPFSEQ CPFSGT CPFSLT DAW DCFSNZ	384 384 385 385 386 387
COMF CPFSEQ CPFSGT CPFSLT DAW	384 384 385 385 386 387 386
COMF CPFSEQ CPFSGT CPFSLT DAW DCFSNZ DECF	384 384 385 385 386 386 387
COMF CPFSEQ CPFSGT CPFSGT DAW DCFSNZ DECF DECF Extended Instructions and Using MPLAB Tools	
COMF CPFSEQ CPFSGT CPFSGT DAW DCFSNZ DECF DECF Extended Instructions and Using MPLAB Tools Considerations when Enabling	
COMF CPFSEQ CPFSGT CPFSGT DAW DCFSNZ DECF DECF Extended Instructions and Using MPLAB Tools Considerations when Enabling Syntax	
COMF CPFSEQ CPFSGT CPFSGT DAW DCFSNZ DECF DECFSZ Extended Instructions and Using MPLAB Tools Considerations when Enabling Syntax General Format	
COMF CPFSEQ CPFSGT CPFSGT DAW DCFSNZ DECF DECFSZ Extended Instructions and Using MPLAB Tools Considerations when Enabling Syntax General Format GOTO	
COMF CPFSEQ CPFSGT CPFSGT DAW DCFSNZ DECF DECFSZ Extended Instructions and Using MPLAB Tools Considerations when Enabling Syntax General Format GOTO INCF	
COMF CPFSEQ CPFSGT CPFSGT DAW DCFSNZ DECF Extended Instructions and Using MPLAB Tools Considerations when Enabling Syntax General Format GOTO INCF INCFSZ	
COMF CPFSEQ CPFSGT CPFSGT DAW DCFSNZ DECF Extended Instructions and Using MPLAB Tools Considerations when Enabling Syntax General Format GOTO INCF INCFSZ INFSNZ	
COMF CPFSEQ CPFSGT CPFSGT DAW DCFSNZ DECF Extended Instructions and Using MPLAB Tools Considerations when Enabling Syntax General Format GOTO INCF INCFSZ INFSNZ IORLW	
COMF CPFSEQ CPFSGT CPFSGT DAW DCFSNZ DECF Extended Instructions and Using MPLAB Tools Considerations when Enabling Syntax General Format GOTO INCF INCFSZ INFSNZ IORLW IORWF	
COMF CPFSEQ CPFSGT CPFSGT DAW DCFSNZ DECF Extended Instructions and Using MPLAB Tools Considerations when Enabling Syntax General Format GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR	
COMF CPFSEQ CPFSGT CPFSGT DAW DCFSNZ DECF DECFSZ Extended Instructions and Using MPLAB Tools Considerations when Enabling Syntax General Format GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF	
COMF CPFSEQ CPFSGT CPFSGT DAW DCFSNZ DECF Extended Instructions and Using MPLAB Tools Considerations when Enabling Syntax General Format GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVF	
COMF CPFSEQ CPFSGT CPFSGT DAW DCFSNZ DECF DECFSZ Extended Instructions and Using MPLAB Tools Considerations when Enabling Syntax General Format GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVFF MOVLB	
COMF CPFSEQ CPFSGT CPFSGT DAW DCFSNZ DECF Extended Instructions and Using MPLAB Tools Considerations when Enabling Syntax General Format GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVF	
COMF CPFSEQ CPFSGT CPFSLT DAW DCFSNZ DECF DECF Extended Instructions and Using MPLAB Tools Considerations when Enabling Syntax General Format GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVFF MOVLB MOVLB	
COMF CPFSEQ CPFSGT CPFSGT DAW DCFSNZ DECF Extended Instructions and Using MPLAB Tools Considerations when Enabling Syntax General Format GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVFF MOVLB MOVLW	
COMF CPFSEQ CPFSGT CPFSGT DAW DCFSNZ DECF DECFSZ Extended Instructions and Using MPLAB Tools Considerations when Enabling Syntax General Format GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVFF MOVLB MOVUB MOVWF	
COMF CPFSEQ CPFSGT CPFSGT DAW DCFSNZ DECF Extended Instructions and Using MPLAB Tools Considerations when Enabling Syntax General Format GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVFF MOVLB MOVUB MOVWF	
COMF CPFSEQ CPFSGT CPFSLT DAW DCFSNZ DECF DECFSZ Extended Instructions and Using MPLAB Tools Considerations when Enabling Syntax General Format GOTO INCF INFSNZ IORLW IORWF MOVFF MOVFF MOVLB MOVWF MULLW MULWF	
COMF CPFSEQ CPFSGT CPFSGT DAW DCFSNZ DECF DECFSZ Extended Instructions and Using MPLAB Tools Considerations when Enabling Syntax General Format GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVFF MOVFF MOVLB MOVKF MOVK MOVKF MOVK MOVKF MOVK MOVKF MOVKF MOVKF MOVKF MOVK	

RESET	397
RETFIE	398
RETLW	398
RETURN	399
RLCF	399
RLNCF	400
RRCF	
RRNCF	401
SETF	
SETF (Indexed Literal Offset mode)	
SLEEP	
Standard Instructions	
SUBFWB	
SUBLW	
SUBWF	
SUBWFB	
Summary Table	
SWAPF	
TBLRD	
TBLWT	
TSTFSZ	
XORLW	
XORWF	
INTCON Registers	121
Inter-Integrated Circuit. See I ² C.	
Internal Oscillator Block	
Adjustment	
INTIO Modes	
INTOSC Output Frequency	
OSCTUNE Register	32
Internal RC Oscillator	
Use with WDT	358
Internet Address	
Interrupt Sources	349
A/D Conversion Complete	
Capture Complete (CCP)	
Compare Complete (CCP)	171
ECAN Module	345
Interrupt-on-Change (RB7:RB4)	138
INTx Pin	
PORTB, Interrupt-on-Change	134
TMR0	134
TMR0 Overflow	153
TMR1 Overflow	
TMR2 to PR2 Match (PWM) 173,	179
TMR3 Overflow 163,	165
Interrupts	119
Logic (diagram)	
INTOSC Frequency Drift	
INTOSC, INTRC. See Internal Oscillator Block.	
IORLW	390
IORWF	
IPR Registers	
L	
LFSR	391
Listen Only Mode	
·	

М

Single-Supply ICSP Programming.