

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	16KB (8K × 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf2480t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

<b>-</b>	Pi	n Num	ber	Pin	Buffer	
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description
						PORTD is a bidirectional I/O port or a Parallel Slave Port (PSP) for interfacing to a microprocessor port. These pins have TTL input buffers when the PSP module is enabled.
RD0/PSP0/C1IN+ RD0 PSP0 C1IN+	19	38	38	I/O I/O I	ST TTL Analog	Digital I/O. Parallel Slave Port data. Comparator 1 input (+).
RD1/PSP1/C1IN- RD1 PSP1 C1IN-	20	39	39	I/O I/O I	ST TTL Analog	Digital I/O. Parallel Slave Port data. Comparator 1 input (-)
RD2/PSP2/C2IN+ RD2 PSP2 C2IN+	21	40	40	I/O I/O I	ST TTL Analog	Digital I/O. Parallel Slave Port data. Comparator 2 input (+).
RD3/PSP3/C2IN- RD3 PSP3 C2IN-	22	41	41	I/O I/O I	ST TTL Analog	Digital I/O. Parallel Slave Port data. Comparator 2 input (-).
RD4/PSP4/ECCP1/ P1A RD4 PSP4 ECCP1 P1A	27	2	2	I/O I/O I/O O	ST TTL ST TTL	Digital I/O. Parallel Slave Port data. Capture 2 input/Compare 2 output/PWM2 output. ECCP1 PWM Output A.
RD5/PSP5/P1B RD5 PSP5 P1B	28	3	3	I/O I/O O	ST TTL TTL	Digital I/O. Parallel Slave Port data. ECCP1 PWM Output B.
RD6/PSP6/P1C RD6 PSP6 P1C	29	4	4	I/O I/O O	ST TTL TTL	Digital I/O. Parallel Slave Port data. ECCP1 PWM Output C.
RD7/PSP7/P1D RD7 PSP7 P1D	30	5	5	I/O I/O O	ST TTL TTL	Digital I/O. Parallel Slave Port data. ECCP1 PWM Output D.
Legend:   TTL = TTL compatible input   CMOS = CMOS compatible input or output     ST = Schmitt Trigger input with CMOS levels   I   = Input     O = Output   P   = Power						

## TABLE 1-3: PIC18F4480/4580 PINOUT I/O DESCRIPTIONS (CONTINUED)

O = Output  $I^2C = I^2C^{TM}/SMBus input buffer$ 

## 2.2 Power Supply Pins

#### 2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS, is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1  $\mu$ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device, with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01  $\mu$ F to 0.001  $\mu$ F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1  $\mu$ F in parallel with 0.001  $\mu$ F).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

## 2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits, including microcontrollers, to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7  $\mu$ F to 47  $\mu$ F.

## 2.2.3 CONSIDERATIONS WHEN USING BOR

When the Brown-out Reset (BOR) feature is enabled, a sudden change in VDD may result in a spontaneous BOR event. This can happen when the microcontroller is operating under normal operating conditions, regardless of what the BOR set point has been programmed to, and even if VDD does not approach the set point. The precipitating factor in these BOR events is a rise or fall in VDD with a slew rate faster than  $0.15V/\mu s$ .

An application that incorporates adequate decoupling between the power supplies will not experience such rapid voltage changes. Additionally, the use of an electrolytic tank capacitor across VDD and Vss, as described above, will be helpful in preventing high slew rate transitions.

If the application has components that turn on or off, and share the same VDD circuit as the microcontroller, the BOR can be disabled in software by using the SBOREN bit before switching the component. Afterwards, allow a small delay before re-enabling the BOR. By doing this, it is ensured that the BOR is disabled during the interval that might cause high slew rate changes of VDD.

Note: Not all devices incorporate software BOR control. See Section 5.0 "Reset" for device-specific information.

|--|

R/W-0	R/W-0 <sup>(1)</sup>	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
INTSRC	PLLEN <sup>(1)</sup>	—	TUN4	TUN3	TUN2	TUN1	TUN0	
bit 7							bit 0	
Legend:								
R = Readable I	oit	W = Writable I	oit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 7	INTSRC: In	ternal Oscilla	ator Low-Frequency Source Select bit						
	1 = 31.25 kl 0 = 31 kHz	Hz device clo device clock	ock derived from 8 MHz INTOSC source (divide-by-256 enabled) derived directly from INTRC internal oscillator						
bit 6	PLLEN: Fre	quency Mul	tiplier PLL for INTOSC Enable bit <sup>(1)</sup>						
	1 = PLL ena 0 = PLL disa	abled for INT abled	OSC (4 MHz and 8 MHz only)						
bit 5	Unimpleme	nted: Read	<b>as</b> '0'						
bit 4-0	TUN<4:0>:	Frequency 1	Funing bits						
	01111 = Maximum frequency								
	•	•							
	•	•							
	00001								
	00000 <b>= C</b> e	enter frequer	ncy. Oscillator module is running at the calibrated frequency.						
	11111								
	•	•							
	•	•							
	10000 <b>= Mi</b>	nimum frequ	iency						

**Note 1:** Available only in certain oscillator configurations; otherwise, this bit is unavailable and reads as '0'. See text for details.

#### 3.6.5.1 Compensating with the EUSART

An adjustment may be required when the EUSART begins to generate framing errors or receives data with errors while in Asynchronous mode. Framing errors indicate that the device clock frequency is too high. To adjust for this, decrement the value in OSCTUNE to reduce the clock frequency. On the other hand, errors in data may suggest that the clock speed is too low. To compensate, increment OSCTUNE to increase the clock frequency.

#### 3.6.5.2 Compensating with the Timers

This technique compares device clock speed to some reference clock. Two timers may be used; one timer is clocked by the peripheral clock, while the other is clocked by a fixed reference source, such as the Timer1 oscillator.

Both timers are cleared, but the timer clocked by the reference generates interrupts. When an interrupt occurs, the internally clocked timer is read and both timers are cleared. If the internally clocked timer value

is greater than expected, then the internal oscillator block is running too fast. To adjust for this, decrement the OSCTUNE register.

#### 3.6.5.3 Compensating with the CCP Module in Capture Mode

A CCP module can use free-running Timer1 (or Timer3), clocked by the internal oscillator block and an external event with a known period (i.e., AC power frequency). The time of the first event is captured in the CCPRxH:CCPRxL registers and is recorded for use later. When the second event causes a capture, the time of the first event is subtracted from the time of the second event. Since the period of the external event is known, the time difference between events can be calculated.

If the measured time is much greater than the calculated time, the internal oscillator block is running too fast. To compensate, decrement the OSCTUNE register. If the measured time is much less than the calculated time, the internal oscillator block is running too slow. To compensate, increment the OSCTUNE register.

© 2009 Microchip Technology Inc.

## 5.2 Master Clear Reset (MCLR)

The MCLR pin provides a method for triggering an external Reset of the device. A Reset is generated by holding the pin low. These devices have a noise filter in the MCLR Reset path which detects and ignores small pulses.

The MCLR pin is not driven low by any internal Resets, including the WDT.

In PIC18F2480/2580/4480/4580 devices, the MCLR input can be disabled with the MCLRE Configuration bit. When MCLR is disabled, the pin becomes a digital input. See **Section 11.5 "PORTE, TRISE and LATE Registers"** for more information.

### 5.3 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation.

To take advantage of the POR circuitry, tie the  $\overline{\text{MCLR}}$  pin through a resistor (1 k $\Omega$  to 10 k $\Omega$ ) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004). For a slow rise time, see Figure 5-2.

When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

POR events are captured by the POR bit (RCON<1>). The state of the bit is set to '0' whenever a Power-on Reset occurs; it does not change for any other Reset event. POR is not reset to '1' by any hardware event. To capture multiple events, the user manually resets the bit to '1' in software following any Power-on Reset. FIGURE 5-2:

#### EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
  - 2:  $R < 40 \text{ k}\Omega$  is recommended to make sure that the voltage drop across R does not violate the device's electrical specification.

Register	Applicable Devices				Power-o Brown-o	n Reset, ut Reset	MCLR WDT RESET In Stack	Resets, Reset, struction, Resets	Wake-up or Int	via WDT errupt
PIR2	2480	2580	4480	4580	00-0	0000	00-0	0000	uu-u	uuuu <b>(1)</b>
	2480	2580	4480	4580	00	000-	00	000-	uu	uuu_(1)
PIE2	2480	2580	4480	4580	00-0	0000	00-0	0000	uu-u	นนนน
	2480	2580	4480	4580	00	000-	00	000-	uu	uuu-
IPR1	2480	2580	4480	4580	1111	1111	1111	1111	นนนน	นนนน
	2480	2580	4480	4580	-111	1111	-111	1111	-uuu	นนนน
PIR1	2480	2580	4480	4580	0000	0000	0000	0000	սսսս	uuuu <b>(1)</b>
	2480	2580	4480	4580	-000	0000	-000	0000	-uuu	นนนน
PIE1	2480	2580	4480	4580	0000	0000	0000	0000	սսսս	นนนน
	2480	2580	4480	4580	-000	0000	-000	0000	-uuu	นนนน
OSCTUNE	2480	2580	4480	4580	00	0000	00	0000	uu	นนนน
TRISE	2480	2580	4480	4580	0000	-111	0000	-111	uuuu	-uuu
TRISD	2480	2580	4480	4580	1111	1111	1111	1111	սսսս	นนนน
TRISC	2480	2580	4480	4580	1111	1111	1111	1111	սսսս	นนนน
TRISB	2480	2580	4480	4580	1111	1111	1111	1111	uuuu	นนนน
TRISA <sup>(5)</sup>	2480	2580	4480	4580	1111	1111 <b>(5)</b>	1111	1111 <b>(5)</b>	սսսս	uuuu <b>(5)</b>
LATE	2480	2580	4480	4580		-xxx		-uuu		-uuu
LATD	2480	2580	4480	4580	XXXX	XXXX	սսսս	uuuu	uuuu	นนนน
LATC	2480	2580	4480	4580	XXXX	XXXX	սսսս	uuuu	uuuu	นนนน
LATB	2480	2580	4480	4580	XXXX	XXXX	սսսս	uuuu	uuuu	นนนน
LATA <sup>(5)</sup>	2480	2580	4480	4580	XXXX	<sub>XXXX</sub> (5)	uuuu	uuuu <b>(5)</b>	uuuu	uuuu <b>(5)</b>
PORTE	2480	2580	4480	4580		x000		x000		นนนน
PORTD	2480	2580	4480	4580	XXXX	XXXX	սսսս	uuuu	uuuu	นนนน
PORTC	2480	2580	4480	4580	XXXX	XXXX	սսսս	นนนน	սսսս	นนนน
PORTB	2480	2580	4480	4580	XXXX	XXXX	uuuu	uuuu	uuuu	uuuu
PORTA <sup>(5)</sup>	2480	2580	4480	4580	xx0x	<sub>0000</sub> (5)	uu0u	<sub>0000</sub> (5)	սսսս	uuuu <b>(5)</b>
ECANCON	2480	2580	4480	4580	0001	0000	0001	0000	սսսս	นนนน
TXERRCNT	2480	2580	4480	4580	0000	0000	0000	0000	սսսս	นนนน
RXERRCNT	2480	2580	4480	4580	0000	0000	0000	0000	սսսս	นนนน
COMSTAT	2480	2580	4480	4580	0000	0000	0000	0000	սսսս	นนนน
CIOCON	2480	2580	4480	4580	00		00		uu	

### TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

**4:** See Table 5-3 for Reset value for specific condition.

**5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

6: This register reads all '0's until ECAN<sup>™</sup> technology is set up in Mode 1 or Mode 2.

Register	Ар	plicabl	e Devi	ces	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt
RXF13EIDL <sup>(6)</sup>	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	uuuu uuuu
RXF13EIDH <sup>(6)</sup>	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	սսսս սսսս
RXF13SIDL <sup>(6)</sup>	2480	2580	4480	4580	XXX- X-XX	uuu- u-uu	uuu- u-uu
RXF13SIDH <sup>(6)</sup>	2480	2580	4480	4580	XXXX XXXX	นนนน นนนน	นนนน นนนน
RXF12EIDL <sup>(6)</sup>	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	սսսս սսսս
RXF12EIDH <sup>(6)</sup>	2480	2580	4480	4580	XXXX XXXX	นนนน นนนน	սսսս սսսս
RXF12SIDL <sup>(6)</sup>	2480	2580	4480	4580	XXX- X-XX	uuu- u-uu	uuu- u-uu
RXF12SIDH(6)	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	սսսս սսսս
RXF11EIDL <sup>(6)</sup>	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	սսսս սսսս
RXF11EIDH <sup>(6)</sup>	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	սսսս սսսս
RXF11SIDL <sup>(6)</sup>	2480	2580	4480	4580	XXX- X-XX	uuu- u-uu	uuu- u-uu
RXF11SIDH <sup>(6)</sup>	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	սսսս սսսս
RXF10EIDL <sup>(6)</sup>	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	-uuu uuuu
RXF10EIDH <sup>(6)</sup>	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	-uuu uuuu
RXF10SIDL <sup>(6)</sup>	2480	2580	4480	4580	XXX- X-XX	uuu- u-uu	-uuu uuuu
RXF10SIDH(6)	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	-uuu uuuu
RXF9EIDL <sup>(6)</sup>	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	-uuu uuuu
RXF9EIDH <sup>(6)</sup>	2480	2580	4480	4580	XXXX XXXX	uuuu uuuu	-uuu uuuu
RXF9SIDL <sup>(6)</sup>	2480	2580	4480	4580	XXX- X-XX	uuu- u-uu	-uuu uuuu
RXF9SIDH <sup>(6)</sup>	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	-uuu uuuu
RXF8EIDL <sup>(6)</sup>	2480	2580	4480	4580	XXXX XXXX	uuuu uuuu	-uuu uuuu
RXF8EIDH <sup>(6)</sup>	2480	2580	4480	4580	XXXX XXXX	uuuu uuuu	-uuu uuuu
RXF8SIDL <sup>(6)</sup>	2480	2580	4480	4580	ххх- х-хх	uuu- u-uu	-uuu uuuu
RXF8SIDH <sup>(6)</sup>	2480	2580	4480	4580	XXXX XXXX	uuuu uuuu	-uuu uuuu
RXF7EIDL <sup>(6)</sup>	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	-uuu uuuu
RXF7EIDH <sup>(6)</sup>	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	-uuu uuuu
RXF7SIDL <sup>(6)</sup>	2480	2580	4480	4580	XXX- X-XX	uuu- u-uu	-uuu uuuu
RXF7SIDH <sup>(6)</sup>	2480	2580	4480	4580	XXXX XXXX	นนนน นนนน	-uuu uuuu
RXF6EIDL <sup>(6)</sup>	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	-uuu uuuu
RXF6EIDH <sup>(6)</sup>	2480	2580	4480	4580	XXXX XXXX	սսսս սսսս	-uuu uuuu
RXF6SIDL <sup>(6)</sup>	2480	2580	4480	4580	XXX- X-XX	uuu- u-uu	-uuu uuuu
RXF6SIDH <sup>(6)</sup>	2480	2580	4480	4580	XXXX XXXX	uuuu uuuu	-uuu uuuu

#### TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 5-3 for Reset value for specific condition.
- **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.
- 6: This register reads all '0's until ECAN™ technology is set up in Mode 1 or Mode 2.

## 11.0 I/O PORTS

Depending on the device selected and features enabled, there are up to five ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Each port has three registers for its operation. These registers are:

- TRIS register (Data Direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (Output Latch register)

The Output Latch register (LAT) is useful for readmodify-write operations on the value that the I/O pins are driving.

A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 11-1.





### 11.1 PORTA, TRISA and LATA Registers

PORTA is an 8-bit wide, bidirectional port. The corresponding Data Direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the Output Latch register on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it, will write to the port latch.

The Output Latch register (LATA) is also memory mapped. Read-modify-write operations on the LATA register read and write the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. Pins, RA6 and RA7, are multiplexed with the main oscillator pins; they are enabled as oscillator or I/O pins by the selection of the main oscillator in Configuration Register 1H (see **Section 25.1 "Configuration Bits"** for details). When they are not used as port pins, RA6 and RA7 and their associated TRIS and LAT bits are read as '0'.

The other PORTA pins are multiplexed with analog inputs, the analog VREF+ and VREF- inputs and the comparator voltage reference output. The operation of pins, RA<3:0> and RA5 as A/D Converter inputs, is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register 1).

Note:	On a Power-on Reset, RA5 and RA<3:0>
	are configured as analog inputs and read
	as '0'. RA4 is configured as a digital input.

All other PORTA pins have TTL input levels and full CMOS output drivers.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

#### EXAMPLE 11-1: INITIALIZING PORTA

CLRF	PORTA	; ;	Initialize PORTA by clearing output
		;	data latches
CLRF	LATA	;	Alternate method
		;	to clear output
		;	data latches
MOVLW	OFh	;	Configure A/D
MOVWF	ADCON1	;	for digital inputs
MOVWF	07h	;	Configure comparators
MOVWF	CMCON	;	for digital input
MOVLW	OCFh	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISA	;	Set RA<3:0> as inputs
		;	RA<5:4> as outputs

## 11.4 PORTD, TRISD and LATD Registers

Note:	PORTD is only available on PIC18F4X80
	devices.

PORTD is an 8-bit wide, bidirectional port. The corresponding Data Direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin).

The Output Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register read and write the latched output value for PORTD.

All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Four of the PORTD pins are multiplexed with outputs P1A, P1B, P1C and P1D of the Enhanced CCP module. The operation of these additional PWM output pins is covered in greater detail in Section 17.0 "Enhanced Capture/Compare/PWM (ECCP) Module".

Four of the PORTD pins are multiplexed with the input pins of the comparators. The operation of these input pins is covered in greater detail in **Section 21.0 "Comparator Module"**.

Note:	On a Power-on Reset, these pins are
	configured as analog inputs.

PORTD can also be configured as an 8-bit wide microprocessor port (Parallel Slave Port) by setting control bit, PSPMODE (TRISE<4>). In this mode, the input buffers are TTL. See **Section 11.6** "**Parallel Slave Port**" for additional information on the Parallel Slave Port (PSP).

#### EXAMPLE 11-4: INITIALIZING PORTD

CLRF	PORTD	; Initialize PORTD by ; clearing output
CIDE		; data latches
CLRF	LAID	; to clear output
	0.01	; data latches
MOVLW	OCFh	; Value used to ; initialize data
		; direction
MOVWF	TRISD	; Set RD<3:0> as inputs
		; RD<5:4> as outputs ; RD<7:6> as inputs
		; RD<7:6> as inputs

#### 11.6 Parallel Slave Port

Note:	The Parallel Slave Port is only available on
	PIC18F4X80 devices.

In addition to its function as a general I/O port, PORTD can also operate as an 8-bit wide Parallel Slave Port (PSP) or microprocessor port. PSP operation is controlled by the 4 upper bits of the TRISE register (Register 11-1). Setting control bit, PSPMODE (TRISE<4>), enables PSP operation, as long as the Enhanced CCP module is not operating in dual output or quad output PWM mode. In Slave mode, the port is asynchronously readable and writable by the external world.

The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting the control bit PSPMODE enables the PORTE I/O pins to become control inputs for the microprocessor port. When set, port pin RE0 is the RD input, RE1 is the WR input and RE2 is the CS (Chip Select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set). The A/D port Configuration bits, PFCG<3:0> (ADCON1<3:0>), must also be set to '1010'.

A write to the PSP occurs when both the  $\overline{CS}$  and  $\overline{WR}$  lines are first detected low and ends when either are detected high. The PSPIF and IBF flag bits are both set when the write ends.

A read from the PSP occurs when both the  $\overline{CS}$  and  $\overline{RD}$  lines are first detected low. The data in PORTD is read out and the OBF bit is set. If the user writes new data to PORTD to set OBF, the data is immediately read out; however, the OBF bit is not set.

When either the  $\overline{CS}$  or  $\overline{RD}$  lines are detected high, the PORTD pins return to the input state and the PSPIF bit is set. User applications should wait for PSPIF to be set before servicing the PSP; when this happens, the IBF and OBF bits can be polled and the appropriate action taken. The timing for the control signals in Write and Read modes is shown in Figure 11-3 and Figure 11-4, respectively.

### FIGURE 11-2: PORTD AND PORTE BLOCK DIAGRAM (PARALLEL SLAVE PORT)



## 12.1 Timer0 Operation

Timer0 can operate as either a timer or a counter; the mode is selected by clearing the T0CS bit (T0CON<5>). In Timer mode, the module increments on every clock by default unless a different prescaler value is selected (see **Section 12.3 "Prescaler"**). If the TMR0 register is written to, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

The Counter mode is selected by setting the T0CS bit (= 1). In Counter mode, Timer0 increments either on every rising or falling edge of pin, RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (T0CON<4>); clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.

An external clock source can be used to drive Timer0; however, it must meet certain requirements to ensure that the external clock can be synchronized with the internal phase clock (Tosc). There is a delay between synchronization and the onset of incrementing the timer/counter.

#### 12.2 Timer0 Reads and Writes in 16-Bit Mode

TMR0H is not the actual high byte of Timer0 in 16-bit mode; it is actually a buffered version of the real high byte of Timer0, which is not directly readable nor writable (refer to Figure 12-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.

Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.









### 16.4 PWM Mode

In Pulse-Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with a PORTB or PORTC data latch, the appropriate TRIS bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force
	the RC2 output latch (depending on
	device configuration) to the default low
	level. This is not the PORTC I/O data
	latch.

Figure 16-3 shows a simplified block diagram of the CCP module in PWM mode.

For a step-by-step procedure on how to set up the CCP module for PWM operation, see **Section 16.4.4** "Setup for PWM Operation".

#### FIGURE 16-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 16-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

#### FIGURE 16-4: PWM OUTPUT



#### 16.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 (PR4) register. The PWM period can be calculated using the following formula.

#### EQUATION 16-1:

 $PWM Period = (PR2) + 1] \cdot 4 \cdot TOSC \cdot$ (TMR2 Prescale Value)

PWM frequency is defined as 1/[PWM period].

When TMR1 (TMR3) is equal to PR2 (PR2), the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note:	The Timer2 postscalers (see Section 14.0 "Timer2 Module") are not used in the determination of the PWM frequency. The
	postscaler could be used to have a servo update rate at a different frequency than the PWM output.

#### 16.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> bits contain the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time.

#### EQUATION 16-2:

$PWM Duty Cycle = (CCPR1L:CCP1CON < 5:4>) \bullet$	
TOSC • (TMR2 Prescale Value)	

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

#### 17.4.6 PROGRAMMABLE DEAD-BAND DELAY

**Note:** Programmable dead-band delay is not implemented in PIC18F2X80 devices with standard CCP modules.

In half-bridge applications where all power switches are modulated at the PWM frequency at all times, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shoot-through current*) may flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In the Half-Bridge Output mode, a digitally programmable, dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state (see Figure 17-4 for illustration). Bits, PDC<6:0< of the ECCP1DEL register (Register 17-2), set the delay period in terms of microcontroller instruction cycles (TcY or 4 Tosc). These bits are not available on PIC18F2X80 devices, as the standard CCP module does not support half-bridge operation.

## 17.4.7 ENHANCED PWM AUTO-SHUTDOWN

When the CCP1 is programmed for any of the Enhanced PWM modes, the active output pins may be configured for auto-shutdown. Auto-shutdown immediately places the Enhanced PWM output pins into a defined shutdown state when a shutdown event occurs.

A shutdown event can be caused by either of the comparator modules, a low level on the RB0/INT0/FLT0/AN10 pin, or any combination of these three sources. The comparators may be used to monitor a voltage input proportional to a current being monitored in the bridge circuit. If the voltage exceeds a threshold, the comparator switches state and triggers a shutdown. Alternatively, a digital signal on the INT0 pin can also trigger a shutdown. The auto-shutdown feature can be disabled by not selecting any auto-shutdown sources. The auto-shutdown sources to be used are selected using the ECCPAS<2:0> bits (ECCP1AS<6:4>).

When a shutdown occurs, the output pins are asynchronously placed in their shutdown states, specified by the PSSAC<1:0> and PSS1BD<1:0> bits (ECCPAS<3:0>). Each pin pair (P1A/P1C and P1B/P1D) may be set to drive high, drive low or be tri-stated (not driving). The ECCPASE bit (ECCP1AS<7>) is also set to hold the Enhanced PWM outputs in their shutdown states.

The ECCPASE bit is set by hardware when a shutdown event occurs. If automatic restarts are not enabled, the ECCPASE bit is cleared by firmware when the cause of the shutdown clears. If automatic restarts are enabled, the ECCPASE bit is automatically cleared when the cause of the auto-shutdown has cleared.

If the ECCPASE bit is set when a PWM period begins, the PWM outputs remain in their shutdown state for that entire PWM period. When the ECCPASE bit is cleared, the PWM outputs will return to normal operation at the beginning of the next PWM period.

Note:	Writing to the ECCPASE bit is disabled while a shutdown condition is active.
Note:	If the dead-band delay value is increased after the dead-band time has elapsed, that new value takes effect immediately. This happens even if the PWM pulse is high

happens even if the PWM pulse is high and can appear to be a glitch. Dead-band values must be changed during the dead-band time or before ECCP is active





#### TABLE 19-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	55
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	58
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	58
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	58
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	57
TXREG	EUSART T	ransmit Reg	ister						57
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	57
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	57
SPBRGH EUSART Baud Rate Generator Register, High Byte								57	
SPBRG	EUSART E	Baud Rate G	enerator Re	gister, Low	Byte				57

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

**Note 1:** Reserved in PIC18F2X80 devices; always maintain these bits clear.

NOTES:

DVEDCONO	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
KAFBCUNU	F1BP_3	F1BP_2	F1BP_1	F1BP_0	F0BP_3	F0BP_2	F0BP_1	F0BP_0
-	-	•		-				
DYERCON1	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1
KAFBCONT	F3BP_3	F3BP_2	F3BP_1	F3BP_0	F2BP_3	F2BP_2	F2BP_1	F2BP_0
r	•							
RYEBCON2	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1
	F5BP_3	F5BP_2	F5BP_1	F5BP_0	F4BP_3	F4BP_2	F4BP_1	F4BP_0
	•							
RYEBCON3	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F7BP_3	F7BP_2	F7BP_1	F7BP_0	F6BP_3	F6BP_2	F6BP_1	F6BP_0
	1							
RYEBCON4	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F9BP_3	F9BP_2	F9BP_1	F9BP_0	F8BP_3	F8BP_2	F8BP_1	F8BP_0
r	1							
RXFBCON5	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F11BP_3	F11BP_2	F11BP_1	F11BP_0	F10BP_3	F10BP_2	F10BP_1	F10BP_0
RXFBCON6	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F13BP_3	F13BP_2	F13BP_1	F13BP_0	F12BP_3	F12BP_2	F12BP_1	F12BP_0
RXFBCON7	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F15BP_3	F15BP_2	F15BP_1	F15BP_0	F14BP_3	F14BP_2	F14BP_1	F14BP_0
	bit 7							bit 0
Legend:								
D - Doodobl	o hit		M = Mritable	, bit	II – Unimple	omontod hit	ood oo 'O'	
R = Readable bit   V = Vintable bit   U = Unimplemented bit, read as 'U = Velue et POP				known				
I-n = Value at POR				<i>t</i> l	v = DILISC	lealeu	x = DIUS UI	INTOWN

## REGISTER 24-47: RXFBCONn: RECEIVE FILTER BUFFER CONTROL REGISTER n<sup>(1)</sup>

bit 7-0 **FnBP\_<3:0>:** Filter n Buffer Pointer Nibble bits

- 0000 = Filter n is associated with RXB0
- 0001 = Filter n is associated with RXB1
- 0010 = Filter n is associated with B0
- 0011 = Filter n is associated with B1

0111 = Filter n is associated with B5 1111-1000 = Reserved

Note 1: This register is available in Mode 1 and 2 only.

...

TABLE 24-1:	CAN CONTROLLER REGISTER MAP (CONTINUED)
-------------	---

Address <sup>(1)</sup>	Name
D7Fh	(4)
D7Eh	(4)
D7Dh	(4)
D7Ch	(4)
D7Bh	RXF11EIDL
D7Ah	RXF11EIDH
D79h	RXF11SIDL
D78h	RXF11SIDH
D77h	RXF10EIDL
D76h	RXF10EIDH
D75h	RXF10SIDL
D74h	RXF10SIDH
D73h	RXF9EIDL
D72h	RXF9EIDH
D71h	RXF9SIDL
D70h	RXF9SIDH
D6Fh	(4)
D6Eh	(4)
D6Dh	(4)
D6Ch	(4)
D6Bh	RXF8EIDL
D6Ah	RXF8EIDH
D69h	RXF8SIDL
D68h	RXF8SIDH
D67h	RXF7EIDL
D66h	RXF7EIDH
D65h	RXF7SIDL
D64h	RXF7SIDH
D63h	RXF6EIDL
D62h	RXF6EIDH
D61h	RXF6SIDL
D60h	RXF6SIDH

Note 1:	Shaded registers	are available in Acce	ess Bank low are	ea while the rest are	available in Bank 15.
---------	------------------	-----------------------	------------------	-----------------------	-----------------------

- **2:** CANSTAT register is repeated in these locations to simplify application firmware. Unique names are given for each instance of the controller register due to the Microchip header file requirement.
- 3: These registers are not CAN registers.
- 4: Unimplemented registers are read as '0'.

### 24.13 Bit Timing Configuration Registers

The Baud Rate Control registers (BRGCON1, BRGCON2, BRGCON3) control the bit timing for the CAN bus interface. These registers can only be modified when the PIC18F2480/2580/4480/4580 devices are in Configuration mode.

#### 24.13.1 BRGCON1

The BRP bits control the baud rate prescaler. The SJW<1:0> bits select the synchronization jump width in terms of multiples of TQ.

### 24.13.2 BRGCON2

The PRSEG bits set the length of the propagation segment in terms of Tq. The SEG1PH bits set the length of Phase Segment 1 in To. The SAM bit controls how many times the RXCAN pin is sampled. Setting this bit to a '1' causes the bus to be sampled three times: twice at TQ/2 before the sample point and once at the normal sample point (which is at the end of Phase Segment 1). The value of the bus is determined to be the value read during at least two of the samples. If the SAM bit is set to a '0', then the RXCAN pin is sampled only once at the sample point. The SEG2PHTS bit controls how the length of Phase Segment 2 is determined. If this bit is set to a '1', then the length of Phase Segment 2 is determined by the SEG2PH bits of BRGCON3. If the SEG2PHTS bit is set to a '0', then the length of Phase Segment 2 is the greater of Phase Segment 1 and the information processing time (which is fixed at 2 To for the PIC18F2480/2580/4480/4580).

#### 24.13.3 BRGCON3

The PHSEG2<2:0> bits set the length (in TQ) of Phase Segment 2 if the SEG2PHTS bit is set to a '1'. If the SEG2PHTS bit is set to a '0', then the PHSEG2<2:0> bits have no effect.

## 24.14 Error Detection

The CAN protocol provides sophisticated error detection mechanisms. The following errors can be detected.

#### 24.14.1 CRC ERROR

With the Cyclic Redundancy Check (CRC), the transmitter calculates special check bits for the bit sequence, from the start of a frame until the end of the data field. This CRC sequence is transmitted in the CRC field. The receiving node also calculates the CRC sequence using the same formula and performs a comparison to the received sequence. If a mismatch is detected, a CRC error has occurred and an error frame is generated. The message is repeated.

## 24.14.2 ACKNOWLEDGE ERROR

In the Acknowledge field of a message, the transmitter checks if the Acknowledge slot (which was sent out as a recessive bit) contains a dominant bit. If not, no other node has received the frame correctly. An Acknowledge error has occurred, an error frame is generated and the message will have to be repeated.

#### 24.14.3 FORM ERROR

If a node detects a dominant bit in one of the four segments, including End-Of-Frame (EOF), interframe space, Acknowledge delimiter or CRC delimiter, then a form error has occurred and an error frame is generated. The message is repeated.

#### 24.14.4 BIT ERROR

A bit error occurs if a transmitter sends a dominant bit and detects a recessive bit, or if it sends a recessive bit and detects a dominant bit, when monitoring the actual bus level and comparing it to the just transmitted bit. In the case where the transmitter sends a recessive bit and a dominant bit is detected during the arbitration field and the Acknowledge slot, no bit error is generated because normal arbitration is occurring.

### 24.14.5 STUFF BIT ERROR

If, between the Start-Of-Frame (SOF) and the CRC delimiter, six consecutive bits with the same polarity are detected, the bit stuffing rule has been violated. A stuff bit error occurs and an error frame is generated. The message is repeated.

#### 24.14.6 ERROR STATES

Detected errors are made public to all other nodes via error frames. The transmission of the erroneous message is aborted and the frame is repeated as soon as possible. Furthermore, each CAN node is in one of the three error states; "error-active", "error-passive" or "bus-off", according to the value of the internal error counters. The error-active state is the usual state where the bus node can transmit messages and activate error frames (made of dominant bits) without any restrictions. In the error-passive state, messages and passive error frames (made of recessive bits) may be transmitted. The bus-off state makes it temporarily impossible for the node to participate in the bus communication. During this state, messages can neither be received nor transmitted.

#### 24.14.7 ERROR MODES AND ERROR COUNTERS

The PIC18F2480/2580/4480/4580 devices contain two error counters: the Receive Error Counter (RXERRCNT) and the Transmit Error Counter (TXERRCNT). The values of both counters can be read by the MCU. These counters are incremented or decremented in accordance with the CAN bus specification.

#### 24.15.6.1 Receiver Overflow

An overflow condition occurs when the MAB has assembled a valid received message (the message meets the criteria of the acceptance filters) and the receive buffer associated with the filter is not available for loading of a new message. The associated RXBnOVFL bit in the COMSTAT register will be set to indicate the overflow condition. This bit must be cleared by the MCU.

#### 24.15.6.2 Receiver Warning

The receive error counter has reached the MCU warning limit of 96.

#### 24.15.6.3 Transmitter Warning

The transmit error counter has reached the MCU warning limit of 96.

#### 24.15.6.4 Receiver Bus Passive

This will occur when the device has gone to the errorpassive state because the receive error counter is greater or equal to 128.

#### 24.15.6.5 Transmitter Bus Passive

This will occur when the device has gone to the errorpassive state because the transmit error counter is greater or equal to 128.

#### 24.15.6.6 Bus-Off

The transmit error counter has exceeded 255 and the device has gone to bus-off state.

WF	AI (Ir	DD W to Idexed	lnde Liter	exed al Of	fset mo	ode	;)
ax:	AD	DWF	[k] {,	d}			
ands:	0 ⊴ d ∉ a =	≤ k ≤ 95 ≡ [0,1] = 0					
ation:	(W	') + ((FSI	R2) +	k) $\rightarrow$	dest		
s Affected:	N,	OV, C, E	DC, Z				
ding:		0010	01	d0	kkkk	-	kkkk
ription:	Th of t val	e conten the regist lue 'k'. d' is '0', tl	ts of V er ind he res	V are a icated ult is a	added to by FSR	W.	e contents ffset by the If 'd' is '1',
	the	e result is	store	d back	c in regis	ter	т.
IS:	1						
es:	1						
ycle Activit	y:						
Q1		Q2		(	23		Q4
Decode		Read	'k'	Pro D	cess ata	۱ de	Write to estination
nple:		ADDWI	?	[OFSI	],0		
Before Instruction W OFST FSR2 Contents of 0A2Ch After Instruction W Contents of 0A2Ch			= = = =	17h 2Ch 0A0 20h 37h 20h	) )0h		
	After Instru- Max: ands: ation: s Affected: ding: ription: dis: Q1 Decode Decode	AI   DWF AI   ax: AE   ands: 0 ≤   ands: 0 ≤   ands: 0 ≤   aration: (W   s Affected: N,   wing: []   cription: Th   off off   val ff   directed: N   wing: 1   wing: 0   wing:	ADD W to (Indexed)ax:ADD WFands: $0 \le k \le 95$ $d \in [0,1]$ $a = 0$ ation:(W) + ((FSI s Affected:s Affected:N, OV, C, Dofting: $0010$ cription:The content of the regist value 'k'.If 'd' is '0', tl the result isdis:1es:1ycle Activity:Q1Q1Q2DecodeReadmple:ADDWIBefore Instruction W OFST FSR2 Contents of 0A2ChADDWI	ADD W to Index (Indexed Literax:ADDWF[k] {./ax:ADDWF[k] {./ands: $0 \le k \le 95$ $d \in [0,1]$ $a = 0$ ation:(W) + ((FSR2) +s Affected:N, OV, C, DC, Zoding: $0010$ $01$ cription:The contents of V of the register ind value 'k'.If 'd' is '0', the res the result is storedis:1es:1ycle Activity:Q1Q1Q2DecodeRead 'k'Before Instruction W=OFST=FSR2=Contents of 0A2Ch=After Instruction W=W=Contents of 0A2Ch=	ADD W to Indexed (Indexed Literal Ofax:ADDWF[k] {,d}ands: $0 \le k \le 95$ $d \in [0,1]$ $a = 0$ ation:(W) + ((FSR2) + k) $\rightarrow 0$ ation:(W) + ((FSR2) + k) $\rightarrow 0$ s Affected:N, OV, C, DC, Zofing: $0010$ $01d0$ aription:The contents of W are a of the register indicated value 'k'.If 'd' is '0', the result is stored backdis:1es:1es:1ycle Activity:Q1Q1Q2DecodeRead 'k'Pro Dmple:ADDWFOFST= 2ChFSR2= 0A0C Contents of 0A2Ch= 37h Contents of 0A2ChW= 37h Contents of 0A2Ch= 20h	ADD W to Indexed (Indexed Literal Offset med (Indexed Literal Offset med ax:ax:ADDWF [k] {,d} ands:ands: $0 \le k \le 95$ $d \in [0,1]$ $a = 0$ ation:(W) + ((FSR2) + k) $\rightarrow$ dests Affected:N, OV, C, DC, Zending:001001d0kkkks Affected:N, OV, C, DC, Zending:001001d0kkkkstription:The contents of W are added to of the register indicated by FSR: value 'k'.If 'd' is '0', the result is stored in the result is stored back in registis:1es:1es:1ycle Activity:Q1Q2Q3DecodeRead 'k'Process Datample:ADDWFADDWF[OFST], 0Before Instruction W=W=of 0A2Ch=20hAfter Instruction W=W=37h Contents of 0A2Ch=20h	ADD W to Indexed (Indexed Literal Offset modeax:ADDWF[k] {,d}ands: $0 \le k \le 95$ $d \in [0,1]$ $a = 0$ ation: $(W) + ((FSR2) + k) \rightarrow dest$ s Affected:N, OV, C, DC, Zription:The contents of W are added to the of the register indicated by FSR2, or value 'k'.If 'd' is '0', the result is stored in W. the result is stored back in registerdis:1es:1es:1optic Activity:Q1Q2Q3DecodeRead 'k'ProcessMof ST= 2ChFSR2= 0A00hContents of 0A2Ch= 37hContents of 0A2Ch= 20h

BSF	Bit Se (Index	Bit Set Indexed (Indexed Literal Offset mode)						
Syntax:	BSF	[k], b						
Operands:	0 ≤ f ≤ 0 ≤ b ≤ a = 0	$0 \le f \le 95$ $0 \le b \le 7$ a = 0						
Operation:	$1 \rightarrow (( $	FSR2	2 + k)) <b< td=""><td>&gt;</td><td></td><td></td></b<>	>				
Status Affected:	None							
Encoding:	100	0	bbb0	kkk}	¢	kkkk		
Description:	Bit 'b' offset b	Bit 'b' of the register indicated by FSR2, offset by the value 'k', is set.						
Words:	1							
Cycles:	1	1						
Q Cycle Activit	y:							
Q1	Q2		Q3		Q4			
Decode	Read register	ʻf'	Process Data		Write to destination			
Example:	BSF	[	FLAG_O	FST],	7			
Before Ins FLAG FSR2 Conte of 0A	truction G_OFST ents 0Ah	= = =	0Ah 0A00h 55h	I				
After Instru Conte of 0A	uction ents 0Ah	=	D5h					

SETF		Set Indexed (Indexed Literal Offset mode)					
Syntax:		SETF [k]					
Operands:		$0 \leq k \leq 95$					
Operation:		$FFh \rightarrow ((FSR2) + k)$					
Status Affected:		None					
Encoding:		0110		1000	)0 kkkk		kkkk
Description:		The contents of the register indicated by FSR2, offset by 'k', are set to FFh.					
Words:		1					
Cycles:		1					
Q Cycle Activity:							
	Q1	Q2		Q3		Q4	
	Decode	Read 'k'		Process Data		Write register	
<u>Exar</u>	nple:	SETF	[(	DFST]			
	Before Instructi OFST FSR2 Contents of 0A2Ch	on = : = :	n = 2Ch = 0A00h = 00h				
	After Instruction Contents of 0A2Ch	n =	FFh	1			