

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	32KB (16K × 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 11x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf4580t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



2: OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and when these pins are not being used as digital I/O. Refer to Section 3.0 "Oscillator Configurations" for additional information.

	Pin Nu	mber	Dim	Duffer	
Pin Name	SPDIP, SOIC	QFN	Туре	Туре	Description
					PORTA is a bidirectional I/O port.
RA0/AN0 RA0 AN0	2	27	I/O I	TTL Analog	Digital I/O. Analog Input 0.
RA1/AN1 RA1 AN1	3	28	I/O I	TTL Analog	Digital I/O. Analog Input 1.
RA2/AN2/VREF- RA2 AN2 VREF-	4	1	I/O I I	TTL Analog Analog	Digital I/O. Analog Input 2. A/D reference voltage (low) input.
RA3/AN3/VREF+ RA3 AN3 VREF+	5	2	I/O I I	TTL Analog Analog	Digital I/O. Analog Input 3. A/D reference voltage (high) input.
RA4/T0CKI RA4 T0CKI	6	3	I/O I	TTL ST	Digital I/O. Timer0 external clock input.
RA5/AN4/SS/ HLVDIN RA5 AN4 SS HLVDIN	7	4	I/O I I	TTL Analog TTL Analog	Digital I/O. Analog Input 4. SPI slave select input. High/Low-Voltage Detect input.
RA6				_	See the OSC2/CLKO/RA6 pin.
RA7					See the OSC1/CLKI/RA7 pin.
Legend: TTL = TTL	compati	ble inp	ut	•	CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

 $I^2C = I^2C^{TM}/SMBus$ input buffer

L = Input Ρ = Power

	Pin Nu	mber	Dim	Duffer	
Pin Name	SPDIP, SOIC	QFN	Туре	Туре	Description
					PORTB is a bidirectional I/O port. PORTB can be software
					programmed for internal weak pull-ups on all inputs.
RB0/INT0/ AN10	21	18	1/0	T TI	Digital 1/0
			1/0	ST	External Interrunt 0
AN10				Analog	Analog Input 10.
RB1/INT1/AN8	22	19			
RB1			I/O	TTL	Digital I/O.
INT1			I	ST	External Interrupt 1.
AN8			I	Analog	Analog Input 8.
RB2/INT2/CANTX	23	20			
RB2			I/O	TTL	Digital I/O.
					External Interrupt 2.
	24	21	0	116	CAN bus TA.
RB3	24	21	1/0	тті	Digital I/O
CANRX			1	TTL	CAN bus RX.
RB4/KBI0/AN9	25	22			
RB4			I/O	TTL	Digital I/O.
KBI0			I	TTL	Interrupt-on-change pin.
AN9			I	Analog	Analog Input 9.
RB5/KBI1/PGM	26	23			
RB5			1/0		Digital I/O.
PGM			1/0	ST	Low-Voltage ICSP™ Programming enable nin
	27	24	"0	01	
RB6	21	24	I/O	TTL	Digital I/O.
KBI2			I	TTL	Interrupt-on-change pin.
PGC			I/O	ST	In-Circuit Debugger and ICSP programming clock pin.
RB7/KBI3/PGD	28	25			
RB7			I/O	TTL	Digital I/O.
KBI3				TTL	Interrupt-on-change pin.
			. 1/0	51	
Legend: IIL = IIL	. compati	bie inp	ut		CINOS = CMOS compatible input or output

TABLE 1-2: PIC18F2480/2580 PINOUT I/O DESCRIPTIONS (CONTINUED)

ST = Schmitt Trigger input with CMOS levels I

Р

= Input

= Power



FIGURE 5-7: TIME-OUT SEQUENCE ON POR W/PLL ENABLED (MCLR TIED TO VDD)



6.1.1 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits; it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCH register. Updates to the PCU register are performed through the PCLATH register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCU register are performed through the PCLATU register.

The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 6.1.4.1 "Computed GOTO"**).

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL and GOTO program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

6.1.2 RETURN ADDRESS STACK

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions.

The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the Top-Of-Stack (TOF) Special File Registers. Data can also be pushed to, or popped from the stack, using these registers.

A CALL type instruction causes a push onto the stack; the Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack; the contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.

The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000'; this is only a Reset value. Status bits indicate if the stack is full or has overflowed or has underflowed.

6.1.2.1 Top-of-Stack Access

Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 6-2). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user-defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption.





7.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable, during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 8 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A bulk erase operation may not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

7.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and place it into the data RAM space. Figure 7-1 shows the operation of a table read with program memory and data RAM.

Table write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in **Section 7.5 "Writing to Flash Program Memory"**. Figure 7-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word aligned.

FIGURE 7-1: TABLE READ OPERATION



10.0 INTERRUPTS

The PIC18F2480/2580/4480/4580 devices have multiple interrupt sources and an interrupt priority feature that allows each interrupt source to be assigned a high-priority level or a low-priority level. The high-priority interrupt vector is at 000008h and the low-priority interrupt vector is at 000018h. High-priority interrupts will interrupt any low-priority interrupts that may be in progress.

There are ten registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2, PIR3
- PIE1, PIE2, PIE3
- IPR1, IPR2, IPR3

It is recommended that the Microchip header files supplied with MPLAB[®] IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

Each interrupt source has three bits to control its operation. The functions of these bits are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- Priority bit to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 000008h or 000018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC[®] mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit, which enables/disables all peripheral interrupt sources. INT-CON<7> is the GIE bit, which enables/disables all interrupt sources. All interrupts branch to address 000008h in Compatibility mode.

When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High-priority interrupt sources can interrupt a lowpriority interrupt. Low-priority interrupts are not processed while high-priority interrupts are in progress.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (000008h or 000018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INTx pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit or the GIE bit.

Note: Do not use the MOVFF instruction to modify any of the Interrupt Control registers while any interrupt is enabled. Doing so may cause erratic microcontroller behavior.

REGISTER 10-11: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2 R/W-1 R/W-1 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 CMIP⁽¹⁾ ECCP1IP⁽²⁾ OSCFIP EEIP BCLIP **HLVDIP** TMR3IP bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 **OSCFIP:** Oscillator Fail Interrupt Priority bit 1 = High priority 0 = Low prioritybit 6 **CMIP:** Comparator Interrupt Priority bit⁽¹⁾ 1 = High priority 0 = Low prioritybit 5 Unimplemented: Read as '0' EEIP: Data EEPROM/Flash Write Operation Interrupt Priority bit bit 4 1 = High priority 0 = Low prioritybit 3 BCLIP: Bus Collision Interrupt Priority bit 1 = High priority0 = Low prioritybit 2 HLVDIP: High/Low-Voltage Detect Interrupt Priority bit 1 = High priority 0 = Low prioritybit 1 TMR3IP: TMR3 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit⁽²⁾ 1 = High priority 0 = Low priority Note 1: This bit is available in PIC18F4X80 devices and reserved in PIC18F2X80 devices.

2: This bit is available in PIC18F4X80 devices only.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	55
RCON	IPEN	SBOREN	_	RI	TO	PD	POR	BOR	56
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	58
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	58
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	58
IPR2	OSCFIP	CMIP ⁽³⁾	_	EEIP	BCLIP	HLVDIP	TMR3IP	ECCP1IP ⁽³⁾	57
PIR2	OSCFIF	CMIF ⁽³⁾	_	EEIF	BCLIF	HLVDIF	TMR3IF	ECCP1IF ⁽³⁾	58
PIE2	OSCFIE	CMIE ⁽³⁾	_	EEIE	BCLIE	HLVDIE	TMR3IE	ECCP1IE ⁽³⁾	58
TRISB	PORTB Dat	a Direction R	egister						58
TRISC	PORTC Dat	ta Direction R	egister						58
TRISD ⁽¹⁾	PORTD Dat	a Direction R	egister						58
TMR1L	Holding Reg	gister for the L	east Signific	ant Byte of t	the 16-bit TN	IR1 Registe	r		56
TMR1H	Holding Reg	gister for the N	Nost Signific	ant Byte of tl	he 16-bit TM	R1 Register			56
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	56
TMR2	Timer2 Mod	lule Register							56
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	56
PR2	Timer2 Peri	od Register							56
TMR3L	Holding Reg	gister for the L	east Signific	ant Byte of t	the 16-bit TN	IR3 Registe	r		57
TMR3H	Holding Reg	gister for the N	Nost Signific	ant Byte of tl	he 16-bit TM	R3 Register			57
T3CON	RD16	T3ECCP1 ⁽¹⁾	T3CKPS1	T3CKPS0	T3CCP1 ⁽¹⁾	T3SYNC	TMR3CS	TMR3ON	57
ECCPR1L ⁽²⁾	Enhanced C	Capture/Comp	are/PWM R	egister 1 (LS	B)	•			57
ECCPR1H ⁽²⁾	Enhanced C	Capture/Comp	are/PWM R	egister 1 (MS	SB)				57
ECCP1CON ⁽²⁾	EPWM1M1	EPWM1M0	EDC1B1	EDC1B0	ECCP1M3	ECCP1M2	ECCP1M1	ECCP1M0	57
ECCP1AS ⁽²⁾	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1 ⁽²⁾	PSSBD0 ⁽²⁾	57
ECCP1DEL ⁽²⁾	PRSEN	PDC6 ⁽²⁾	PDC5 ⁽²⁾	PDC4 ⁽²⁾	PDC3 ⁽²⁾	PDC2 ⁽²⁾	PDC1 ⁽²⁾	PDC0 ⁽²⁾	57

TABLE 17-3: REGISTERS ASSOCIATED WITH ECCP1 MODULE AND TIMER1 TO TIMER3

Legend: — = unimplemented, read as '0'. Shaded cells are not used during ECCP operation.

Note 1: These bits are available on PIC18F4X80 devices only.

2: These bits or registers are unimplemented in PIC18F2X80 devices; always maintain these bit clear.

3: These bits are available on PIC18F4X80 and reserved on PIC18F2X80 devices.

18.4.3.2 Reception

When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and the SDA line is held low (ACK).

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit, BF (SSPSTAT<0>), is set, or bit, SSPOV (SSPCON1<6>), is set.

An MSSP interrupt is generated for each data transfer byte. Flag bit, SSPIF (PIR1<3>), must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

If SEN is enabled (SSPCON2<0> = 1), RC3/SCK/SCL will be held low (clock stretch) following each data transfer. The clock must be released by setting bit, CKP (SSPCON<4>). See **Section 18.4.4** "Clock **Stretching**" for more details.

18.4.3.3 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RC3/SCK/SCL is held low regardless of SEN (see Section 18.4.4 "Clock Stretching" for more details). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then, the RC3/ SCK/SCL pin should be enabled by setting bit, CKP (SSPCON1<4>). The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 18-9).

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not ACK), then the data transfer is complete. In this case, when the ACK is latched by the slave, the slave logic is reset and the slave monitors for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPBUF register. Again, pin, RC3/SCK/SCL, must be enabled by setting bit, CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.







Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	55	
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	58	
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	58	
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	58	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	57	
TXREG	EUSART T	ransmit Reg	jister						57	
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	57	
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	57	
SPBRGH	H EUSART Baud Rate Generator Register High Byte									
SPBRG	EUSART E	aud Rate G	enerator Re	gister Low	Byte				57	

TABLE 19-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

Note 1: Reserved in PIC18F2X80 devices; always maintain these bits clear.

REGISTER 24-39: RXFnEIDH: RECEIVE ACCEPTANCE FILTER n EXTENDED IDENTIFIER REGISTERS, HIGH BYTE [0 \leq n \leq 15] $^{(1)}$

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID15 | EID14 | EID13 | EID12 | EID11 | EID10 | EID9 | EID8 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID<15:8>: Extended Identifier Filter bits

Note 1: Registers, RXF6EIDH:RXF15EIDH, are available in Mode 1 and 2 only.

REGISTER 24-40: RXFnEIDL: RECEIVE ACCEPTANCE FILTER n EXTENDED IDENTIFIER REGISTERS, LOW BYTE [0 \le n \le 15]^{(1)}

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7 | EID6 | EID5 | EID4 | EID3 | EID2 | EID1 | EID0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID<7:0>: Extended Identifier Filter bits

Note 1: Registers, RXF6EIDL:RXF15EIDL, are available in Mode 1 and 2 only.

REGISTER 24-41: RXMnSIDH: RECEIVE ACCEPTANCE MASK n STANDARD IDENTIFIER MASK REGISTERS, HIGH BYTE [0 \leq n \leq 1]

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x					
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3					
bit 7 bit												
Legend:	Legend:											
R = Readable bit W = Writable bit			U = Unimpler	mented bit, read	as '0'							
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unk	nown						

bit 7-0 SID<10:3>: Standard Identifier Mask bits or Extended Identifier Mask bits (EID<28:21>)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
FIL7_1	FIL7_0	FIL6_1	FIL6_0	FIL5_1	FIL5_0	FIL4_1	FIL4_0
bit 7	·	•	•				bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown
bit 7-6	FIL7_<1:0>: 11 = No mast 10 = Filter 15 01 = Accepta 00 = Accepta	Filter 7 Select I k nce Mask 1 nce Mask 0	bits 1 and 0				
bit 5-4	FIL6_<1:0>: 11 = No masl 10 = Filter 15 01 = Accepta 00 = Accepta	Filter 6 Select I k nce Mask 1 nce Mask 0	bits 1 and 0				
bit 3-2	FIL5_<1:0>: 11 = No masl 10 = Filter 15 01 = Accepta 00 = Accepta	Filter 5 Select I k nce Mask 1 nce Mask 0	bits 1 and 0				
bit 1-0	FIL4_<1:0>: 11 = No mast 10 = Filter 15 01 = Accepta 00 = Accepta	Filter 4 Select I k nce Mask 1 nce Mask 0	bits 1 and 0				

REGISTER 24-49: MSEL1: MASK SELECT REGISTER 1⁽¹⁾

Note 1: This register is available in Mode 1 and 2 only.

Mnomonio				16-Bit Instruction Word				Statua	
Opera	inds	Description	Cycles	MSb			LSb	Affected	Notes
BIT-ORIEN	ITED OP	ERATIONS							
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, b, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
CONTROL	OPERA	TIONS		•				·	
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call Subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	—	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to Address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP	—	No Operation	1	1111	XXXX	XXXX	XXXX	None	4
POP	—	Pop Top of Return Stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	—	Push Top of Return Stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software Device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from Interrupt Enable	2	0000	0000	0001	000s	GIE/GIEH,	
								PEIE/GIEL	
RETLW	k	Return with Literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

TABLE 26-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

COMF	Complem	ient f		CPF	SEQ	Compare	f with W, Sk	tip if f = W		
Syntax:	COMF f	{,d {,a}}		Synta	x:	CPFSEQ	f {,a}			
Operands:	0 ≤ f ≤ 255 d ∈ [0.1]			Opera	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$	0 ≤ f ≤ 255 a ∈ [0,1]			
Operation:	$a \in [0,1]$ $(\overline{f}) \rightarrow des$.t		Opera	ation:	(f) – (W), skip if (f) =	(W)			
Status Affected	N 7					(unsigned c	omparison)			
Encoding:	0.001	114- 55		Status	s Affected:	None				
Encouling.	1000	IIda II		Enco	ding:	0110	001a ffi	ff ffff		
Description:	The conten complemer stored in W stored back If 'a' is '0', t If 'a' is '1', t GPR bank.	ts of register 'inted. If 'd' is '1 (. If 'd' is '0', th (in register 'f'. he Access Ba he BSR is use	f' are ', the result is e result is nk is selected. d to select the	Desc	ription:	Compares t location 'f' t performing If 'f' = W, th discarded a instead, ma instruction.	he contents of o the contents an unsigned s en the fetched nd a NOP is ex king this a two	data memory of W by ubtraction. instruction is cecuted p-cycle		
	If 'a' is '0' a set is enab in Indexed	nd the extend led, this instru- Literal Offset A	ed instruction ction operates Addressing			If 'a' is '0', th If 'a' is '0', th GPR bank.	he Access Bar he BSR is use	nk is selected. d to select the		
	Section 26 Bit-Oriente Literal Offs	ever f ≤ 95 (5 5.2.3 "Byte-Or ed Instruction set Mode" for	Fn). See iented and is in Indexed details.			If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See				
Words:	1					Section 26	.2.3 "Byte-Ori	ented and		
Cycles:	1					Bit-Oriente	d Instruction	s in Indexed		
Q Cycle Activity:				\ 0 /a ad				details.		
Q1	Q2	Q3	Q4	word	S.	1				
Decode	Read register 'f'	Process Data	Write to destination	Cycle	S:	Note: 3 cy by a	cles if skip and 2-word instru	d followed ction.		
				QC	cle Activity:	·				
Example:	COMF	REG, 0, 0		-	Q1	Q2	Q3	Q4		
Before Instruc	tion				Decode	Read	Process	No		
After Instructio	– 1311 on			16 - 1-		register 'f'	Data	operation		
REG	= 13h			IT SKI	p:	03	02	04		
W	= ECh			Γ	No	Q2	Q3 No	Q4		
					operation	operation	operation	operation		
				lf ski	p and followe	d by 2-word in	struction:			
				_	Q1	Q2	Q3	Q4		
					No	No	No	No		
					operation	operation	operation	operation		
					NO operation	No operation	NO operation	NO operation		
				Exam	ple:	HERE NEQUAL EQUAL	CPFSEQ REG : :	, 0		
				I	Before Instruc PC Addr W	etion ess = HE = ?	RE			

=	HERE	
=	?	
=	?	
=	W;	
=	Address	(EQUAL)
≠	W;	
=	Address	(NEQUAL)
	= = = = ≠	= HERE = ? = ? = W; = Address ≠ W; = Address

RR	NCF	Ro	Rotate Right f (No Carry)									
Synt	ax:	RF	RRNCF f {,d {,a}}									
Ope	rands:	0 ⊴ d ∉ a ∉	≤ f ≤ 255 ≡ [0,1] ≡ [0,1]	5								
Ope	ration:	(f< (f<	$(f < n >) \rightarrow dest < n - 1 >,$ $(f < 0 >) \rightarrow dest < 7 >$									
Statu	us Affected:	N,	N, Z									
Enco	oding:		0100	0 ()da	ffi	ff	ffff				
Desc	cription:	Th on is pla is ' se if ' se in mo Se Bit	The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.									
						egistei	1					
Wor	ds:	1										
Cycl	es:	1										
QC	Cycle Activity:							_				
	Q1	_	Q2		Q	3		Q4				
	Decode	۲eg	lead ister 'f'		Proc Dat	ess :a	v de	Vrite to stination				
<u>Exar</u>	<u>mple 1:</u>	RR	NCF	REG	5, 1	, 0						
	Before Instruc REG	tion =	1101	011	1							
	After Instructio	on =	1110	101	1							
<u>Exar</u>	<u>mple 2:</u>	RR	NCF	REG	5 , 0	, 0						
	Before Instruc	tion										
	W REG	= =	? 1101	011	1							
	After Instruction	on										
	W REG	=	1110 1101	101 011	⊥ 1							

SET	F	Set f									
Synta	ax:	SETF f{,	SETF f {,a}								
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$								
Oper	ation:	$FFh \rightarrow f$									
Statu	s Affected:	None									
Enco	ding:	0110	0110 100a ffff ffff								
Desc	ription:	The conten are set to F	ts of the Fh.	specif	ied r	egister					
		If 'a' is '0', t If 'a' is '1', t GPR bank.	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.								
		If 'a' is '0' a set is enab in Indexed	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing								
		mode wher Section 26 Bit-Oriente Literal Offs	mode whenever $f \le 95$ (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.								
Word	s:	1	1								
Cycles:		1	1								
QC	ycle Activity:										
	Q1	Q2	Q3	3		Q4					
	Decode	Read register 'f'	Proce Data	ess a	reg	Write gister 'f'					

		register 'f'	Data	register 'f'
Exan	<u>nple:</u>	SETF	REG,1	
	Before Instruc	tion		
	REG	= 54	۹h	
	After Instruction	n		

= FFh

REG

SUBLW			Subtract W from Literal							
Synta	ax:	S	SUBLW k							
Oper	ands:	0	$0 \le k \le 255$							
Oper	ation:	k	$-(W) \rightarrow$	W						
Status Affected:			, OV, C,	DC, Z						
Encoding:			0000	1000	kk}	k	kkkk			
Description:			W is subtracted from the eight-bit literal 'k'. The result is placed in W.							
Word	Is:	1								
Cycle	es:	1								
QC	ycle Activity:									
	Q1		Q2	Q3			Q4			
	Decode	R lite	lead ral 'k'	Proce Data	ss I	Write to W				
<u>Exan</u>	<u>nple 1:</u>	SI	UBLW ()2h						
	Before Instruc W	tion = =	01h 2							
After Instruction W = 01h C = 1; result is positive Z = 0 N = 0										
Exan	<u> 1ple 2:</u>	SI	UBLW ()2h						
Before Instruction W = 02h C = ?										
W = 00h $C = 1 ; result is zero$ $Z = 1$ $N = 0$										
Exan	<u>nple 3:</u>	SI	UBLW ()2h						
	Before Instruc W C After Instructic W C Z N	tion = = on = = =	03h ? FFh; (2' 0 ; res 0 1	s comple sult is neç	ment)				

SUBWF		Subtract W from f						
Syntax:		SUBWF		f {,d {,a}]	}			
Operands:		$0 \le f \le 255$ $d \in [0,1]$ $a \in [0, 1]$						
Operation:		$a \in [U, I]$						
Status Affected		$(1) - (0) \rightarrow \text{dest}$						
Encoding:		0101 11da ffff ffff						
Description:		Subtrac	t V	/ from re	nister	ʻf' (2's		
Description.	Subtract Within Tegister 1 (2.5 complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details							
Words:		1						
Cycles:		1						
Q Cycle Activity:								
Q1		Q2		Q3		Q4		
Decode		Read		Proce	SS	Write to		
	re	egister 'f	,	Data	à	destination		
Example 1:		SUBWF		REG, 1	, 0			
Before Instruc	tion							
REG W	=	3 2						
С	=	?						
After Instructio	n =	1						
W	=	2						
C Z	=	1	; r	esult is p	ositiv	e		
Ň	=	Ö						
Example 2:		SUBWF		REG, 0	, 0			
Before Instruc	tion	1						
REG W C	= = =	2 2 ?						
After Instruction	n							
REG	=	2						
Č	=	1	; r	esult is z	ero			
Z	=	1 0						
Example 3:		SUBWF		REG, 1	. 0			
Before Instruc	tion	1		, _	, -			
REG	=	1						
W C	=	2 ?						
After Instruction	n	-						
REG	=	FFh	;(2	2's comp	lemer	nt)		
C	=	0	;	result is r	negati	ve		
Z N	=	0 1						