

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

⊡XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	21
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 10x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj128gp502t-i-mm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04 PRODUCT FAMILIES

The device names, pin counts, memory sizes and peripheral availability of each device are listed below. The following pages show their pinout diagrams.

TABLE 1:PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04
CONTROLLER FAMILIES

					Re	ma	ppable	Per	iphe	ral						Ĺ.			
Device	Pins	Program Flash Memory (Kbyte)	RAM (Kbyte) ⁽¹⁾	Remappable Pins	16-bit Timer ⁽²⁾	Input Capture	Output Compare Standard PWM	UART	SPI	ECAN™	External Interrupts ⁽³⁾	RTCC	1 ² C TM	CRC Generator	10-bit/12-bit ADC (Channels)	Analog Comparator (2 Channels/Voltage Regulator)	8-bit Parallel Master Port (Address Lines)	I/O Pins	Packages
PIC24HJ128GP504	44	128	8	26	5	4	4	2	2	1	3	1	1	1	13	1/1	11	35	QFN TQFP
PIC24HJ128GP502	28	128	8	16	5	4	4	2	2	1	3	1	1	1	10	1/0	2	21	SPDIP SOIC QFN-S
PIC24HJ128GP204	44	128	8	26	5	4	4	2	2	0	3	1	1	1	13	1/1	11	35	QFN TQFP
PIC24HJ128GP202	28	128	8	16	5	4	4	2	2	0	3	1	1	1	10	1/0	2	21	SPDIP SOIC QFN-S
PIC24HJ64GP504	44	64	8	26	5	4	4	2	2	1	3	1	1	1	13	1/1	11	35	QFN TQFP
PIC24HJ64GP502	28	64	8	16	5	4	4	2	2	1	3	1	1	1	10	1/0	2	21	SPDIP SOIC QFN-S
PIC24HJ64GP204	44	64	8	26	5	4	4	2	2	0	3	1	1	1	13	1/1	11	35	QFN TQFP
PIC24HJ64GP202	28	64	8	16	5	4	4	2	2	0	3	1	1	1	10	1/0	2	21	SPDIP SOIC QFN-S
PIC24HJ32GP304	44	32	4	26	5	4	4	2	2	0	3	1	1	1	13	1/1	11	35	QFN TQFP
PIC24HJ32GP302	28	32	4	16	5	4	4	2	2	0	3	1	1	1	10	1/0	2	21	SPDIP SOIC QFN-S

Note 1: RAM size is inclusive of 2 Kbytes of DMA RAM for all devices except PIC24HJ32GP302/304, which include 1 Kbyte of DMA RAM.

2: Only four out of five timers are remappable.

3: Only two out of three interrupts are remappable.

TABLE 7-1:						
Vector Number	IVT Address	AIVT Address	Interrupt Source			
0	0x000004	0x000104	Reserved			
1	0x000006	0x000106	Oscillator Failure			
2	0x00008	0x000108	Address Error			
3	0x00000A	0x00010A	Stack Error			
4	0x00000C	0x00010C	Math Error			
5	0x00000E	0x00010E	DMA Error			
6-7	0x000010-0x000012	0x000110-0x000112	Reserved			
8	0x000014	0x000114	INT0 – External Interrupt 0			
9	0x000016	0x000116	IC1 – Input Capture 1			
10	0x000018	0x000118	OC1 – Output Compare 1			
11	0x00001A	0x00011A	T1 – Timer1			
12	0x00001C	0x00011C	DMA0 – DMA Channel 0			
13	0x00001E	0x00011E	IC2 – Input Capture 2			
14	0x000020	0x000120	OC2 – Output Compare 2			
15	0x000022	0x000122	T2 – Timer2			
16	0x000024	0x000124	T3 – Timer3			
17	0x000026	0x000126	SPI1E – SPI1 Error			
18	0x000028	0x000128	SPI1 – SPI1 Transfer Done			
19	0x00002A	0x00012A	U1RX – UART1 Receiver			
20	0x00002C	0x00012C	U1TX – UART1 Transmitter			
21	0x00002E	0x00012E	ADC1 – ADC 1			
22	0x000030	0x000130	DMA1 – DMA Channel 1			
23	0x000032	0x000132	Reserved			
24	0x000034	0x000134	SI2C1 – I2C1 Slave Events			
25	0x000036	0x000136	MI2C1 – I2C1 Master Events			
26	0x000038	0x000138	CM – Comparator Interrupt			
27	0x00003A	0x00013A	CN – Change Notification Interrupt			
28	0x00003C	0x00013C	INT1 – External Interrupt 1			
29	0x00003E	0x00013E	Reserved			
30	0x000040	0x000140	IC7 – Input Capture 7			
31	0x000042	0x000142	IC8 – Input Capture 8			
32	0x000044	0x000144	DMA2 – DMA Channel 2			
33	0x000046	0x000146	OC3 – Output Compare 3			
34	0x000048	0x000148	OC4 – Output Compare 4			
35	0x00004A	0x00014A	T4 – Timer4			
36	0x00004C	0x00014C	T5 – Timer5			
37	0x00004E	0x00014E	INT2 – External Interrupt 2			
38	0x000050	0x000150	U2RX – UART2 Receiver			
39	0x000052	0x000152	U2TX – UART2 Transmitter			
40	0x000054	0x000154	SPI2E – SPI2 Error			
41	0x000056	0x000156	SPI2 – SPI2 Transfer Done			
42	0x000058	0x000158	C1RX – ECAN1 RX Data Ready			
43	0x00005A	0x00015A	C1 – ECAN1 Event			
44	0x00005C	0x00015C	DMA3 – DMA Channel 3			
45-52	0x00005E-0x00006C	0x00015E-0x00016C	Reserved			
53	0x00006E	0x00016E	PMP – Parallel Master Port			
54	0x000070	0x000170	DMA – DMA Channel 4			

TABLE 7-1: INTERRUPT VECTORS

REGISTER 7-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
—	RTCIF	DMA5IF	_	_	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	_	—	—	—	—	
bit 7	•			•			bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	3it is unknown	
bit 15	Unimplemen	ted: Read as ')'					
bit 14	RTCIF: Real-	Time Clock and	d Calendar Int	errupt Flag Sta	atus bit			
	1 = Interrupt r	equest has occ	curred					
	0 = Interrupt r	equest has not	occurred					
bit 13	3 DMA5IF: DMA Channel 5 Data Transfer Complete Interrupt Flag Status bit							

- 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 12-0 Unimplemented: Read as '0'

REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

bit 2	OC1IE: Output Compare Channel 1 Interrupt Enable bit
-------	--

- 1 = Interrupt request enabled
- 0 = Interrupt request not enabled
- bit 1 IC1IE: Input Capture Channel 1 Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled
- bit 0 INTOIE: External Interrupt 0 Flag Status bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0					
—	—	—	_	—		RTCIP<2:0>						
bit 15							bit					
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0					
		DMA5IP<2:0>	1011 0			_	_					
bit 7							bit					
Legend:												
R = Readable bit W = Writable bit			U = Unimplen	nented bit, read	1 as '0'							
-n = Value at POR '1' = Bit is set			'0' = Bit is clea	eared x = Bit is unknown								
bit 15-11	Unimpleme	ented: Read as ')'									
bit 10-8		RTCIP<2:0>: Real-Time Clock and Calendar Interrupt Flag Status bits										
	111 = Interr	upt is priority 7 (I	highest priori	ty interrupt)								
	•											
	•	•										
		001 = Interrupt is priority 1 000 = Interrupt source is disabled										
bit 7	Unimpleme	ented: Read as '	כי									
bit 6-4	DMA5IP<2:	0>: DMA Channe	el 5 Data Tra	nsfer Complete	Interrupt Priori	ty bits						
	111 = Interr	111 = Interrupt is priority 7 (highest priority interrupt)										
	•											
	• •											
	• • 001 = Interr	upt is priority 1										

REGISTER 7-26: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

bit 3-0

Unimplemented: Read as '0'

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0		
	_	_	_	_		C1TXIP<2:0>(1)			
bit 15							bit		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
		DMA7IP<2:0>		<u> </u>		DMA6IP<2:0>			
bit 7							bit		
Legend:									
R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit, rea	id as '0'			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown		
bit 15-11	-	Unimplemented: Read as '0'							
bit 10-8	C1TXIP<2:0>: ECAN1 Transmit Data Request Interrupt Priority bits ⁽¹⁾								
	011741 32.0								
		upt is priority 7 (I		• •					
				• •	ineniy ene				
				• •					
	111 = Intern • •	upt is priority 7 (I		• •					
	111 = Intern • • • • •	upt is priority 7 (I upt is priority 1	nighest priorif	• •					
bit 7	111 = Intern • • • • • • • • • • • • • • • • • • •	upt is priority 7 (I upt is priority 1 upt source is dis	nighest priorif abled	• •					
bit 7 bit 6-4	111 = Intern • • • • • • • • • • • • • • • • • • •	upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(nighest priorit abled)'	ty interrupt)		ritv bits			
	111 = Intern • • 001 = Intern 000 = Intern Unimpleme DMA7IP<2:0	upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(0>: DMA Channe	abled o' el 7 Data Tra	ty interrupt) nsfer Complete		rity bits			
	111 = Intern • • 001 = Intern 000 = Intern Unimpleme DMA7IP<2:0	upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(abled o' el 7 Data Tra	ty interrupt) nsfer Complete		rity bits			
	111 = Intern • • 001 = Intern 000 = Intern Unimpleme DMA7IP<2:0	upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(0>: DMA Channe	abled o' el 7 Data Tra	ty interrupt) nsfer Complete		rity bits			
	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:0 111 = Intern	upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as '(0>: DMA Channe upt is priority 7 (I	abled o' el 7 Data Tra	ty interrupt) nsfer Complete		rity bits			
	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern	upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as '(0>: DMA Channe upt is priority 7 (I upt is priority 1	abled ₎ ' el 7 Data Tra nighest priorit	ty interrupt) nsfer Complete		rity bits			
bit 6-4	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern 000 = Intern	upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(0>: DMA Channe upt is priority 7 (I upt is priority 1 upt source is disa	abled o' el 7 Data Tra highest priorit	ty interrupt) nsfer Complete		rity bits			
bit 6-4 bit 3	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern 000 = Intern Unimpleme	upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(0>: DMA Channe upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(abled o' el 7 Data Tra nighest priorit abled	ty interrupt) nsfer Complete ty interrupt)	Interrupt Prior				
	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern Unimpleme DMA6IP<2:(upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as '(0>: DMA Channe upt is priority 7 (I upt source is dis nted: Read as '(0>: DMA Channe	abled o' el 7 Data Tra nighest priorit abled o' el 6 Data Tra	ty interrupt) nsfer Complete ty interrupt)	Interrupt Prior				
bit 6-4 bit 3	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern Unimpleme DMA6IP<2:(upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(0>: DMA Channe upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(abled o' el 7 Data Tra nighest priorit abled o' el 6 Data Tra	ty interrupt) nsfer Complete ty interrupt)	Interrupt Prior				
bit 6-4 bit 3	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern Unimpleme DMA6IP<2:(upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as '(0>: DMA Channe upt is priority 7 (I upt source is dis nted: Read as '(0>: DMA Channe	abled o' el 7 Data Tra nighest priorit abled o' el 6 Data Tra	ty interrupt) nsfer Complete ty interrupt)	Interrupt Prior				
bit 6-4 bit 3	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern Unimpleme DMA6IP<2:(upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as '(0>: DMA Channe upt is priority 7 (I upt source is dis nted: Read as '(0>: DMA Channe	abled o' el 7 Data Tra nighest priorit abled o' el 6 Data Tra	ty interrupt) nsfer Complete ty interrupt)	Interrupt Prior				
bit 6-4 bit 3	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern 000 = Intern Unimpleme DMA6IP<2:(111 = Intern	upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as '(0>: DMA Channe upt is priority 7 (I upt source is dis nted: Read as '(0>: DMA Channe	nighest priorit abled o' el 7 Data Tra nighest priorit abled o' el 6 Data Tra nighest priorit	ty interrupt) nsfer Complete ty interrupt)	Interrupt Prior				

Note 1: Interrupts disabled on devices without ECAN™ modules.

U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1
0-0	0-0	0-0	0-0	N-1	LSTCH		N-1
 bit 15		_	_		LOTOF	1<3.02	bit
							DIL
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0
pit 7							bit
_egend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value at POR '1' =		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-12 bit 11-8 bit 7	LSTCH<3:0> 1111 = No DI 1110-1000 = 0111 = Last of 0101 = Last of 0100 = Last of 0010 = Last of 0010 = Last of 0001 = Last of 0000 = Last of PPST7: Chan		annel Active t s occurred sin as by DMA Ch as by DMA Ch	ce system Res nannel 7 nannel 6 nannel 5 nannel 4 nannel 3 nannel 2 nannel 1 nannel 0	et		
oit 6	0 = DMA7STA PPST6: Chan 1 = DMA6STE	A register select Inel 6 Ping-Por 3 register select A register select	eted ng Mode Statu eted	s Flag bit			
pit 5	PPST5: Chan 1 = DMA5STE	nel 5 Ping-Por 3 register selec A register selec	ng Mode Statu cted	s Flag bit			
oit 4	1 = DMA4STE	nnel 4 Ping-Por 3 register selec A register selec	cted	s Flag bit			
pit 3	1 = DMA3STE	nel 3 Ping-Por 3 register selec A register selec	cted	s Flag bit			
bit 2	1 = DMA2STE	nel 2 Ping-Por 3 register selec 4 register selec	cted	s Flag bit			
oit 1	1 = DMA1STE	nel 1 Ping-Por 3 register selec 4 register selec	cted	s Flag bit			
oit O	1 = DMA0STE	nel 0 Ping-Por 3 register selec A register selec	cted	s Flag bit			

12.2 Timer1 Control Register

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON	—	TSIDL	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
_	TGATE	TCKPS<1:0>			TSYNC	TCS	—
bit 7							bit 0

Legend:									
R = Readal	ble bit	W = Writable bit	U = Unimplemented bit,	read as '0'					
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 15	TON: Time								
		16-bit Timer1							
bit 11	•	0 = Stops 16-bit Timer1 Unimplemented: Read as '0'							
bit 14	-	TSIDL: Stop in Idle Mode bit							
bit 13		•	on dovice entere Idle mode						
 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode 									
bit 12-7		Unimplemented: Read as '0'							
bit 6	-	imer1 Gated Time Accumul	ation Enable bit						
	When TCS	S = 1:							
	This bit is								
	When TCS								
		time accumulation enabled time accumulation disabled							
bit 5-4									
DIL 3-4	11 = 1:25	:0>: Timer1 Input Clock Pre							
	10 = 1:64								
	01 = 1:8								
	00 = 1:1								
bit 3	-	nented: Read as '0'							
bit 2		ïmer1 External Clock Input	Synchronization Select bit						
	<u>When TCS</u>	<u>S = 1:</u> ronize external clock input							
	•	t synchronize external clock	cinput						
	When TCS	•							
	This bit is								
bit 1	TCS: Time	er1 Clock Source Select bit							
		al clock from pin T1CK (on al clock (Fcy)	the rising edge)						
bit 0	Unimplem	nented: Read as '0'							
	-								

NOTES:

REGISTER 21-1: CMCON: COMPARATOR CONTROL REGISTER (CONTINUED)

bit 6	C1OUT: Comparator 1 Output bit
	$\frac{\text{When C1INV} = 0:}{1 = C1 \text{ VIN} + > C1 \text{ VIN}}$ $0 = C1 \text{ VIN} + < C1 $
	$\frac{\text{When C1INV} = 1:}{0 = C1 \text{ Vin} + 2C1 \text{ Vin} - 1} = C1 \text{ Vin} + 2C1 \text{ Vin} - 1$
bit 5	C2INV: Comparator 2 Output Inversion bit
	1 = C2 output inverted0 = C2 output not inverted
bit 4	C1INV: Comparator 1 Output Inversion bit
	1 = C1 output inverted0 = C1 output not inverted
bit 3	C2NEG: Comparator 2 Negative Input Configure bit
	 1 = Input is connected to VIN+ 0 = Input is connected to VIN- See Figure 21-1 for the comparator modes.
bit 2	C2POS: Comparator 2 Positive Input Configure bit 1 = Input is connected to VIN+ 0 = Input is connected to CVREF See Figure 21-1 for the comparator modes.
bit 1	C1NEG: Comparator 1 Negative Input Configure bit 1 = Input is connected to VIN+ 0 = Input is connected to VIN- See Figure 21-1 for the comparator modes.
bit 0	C1POS: Comparator 1 Positive Input Configure bit 1 = Input is connected to VIN+ 0 = Input is connected to CVREF See Figure 21-1 for the comparator modes.

- **Note 1:** If C2OUTEN = 1, the C2OUT peripheral output must be configured to an available RPx pin. See **Section 11.6 "Peripheral Pin Select"** for more information.
 - 2: If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.


21.3 Comparator Voltage Reference

21.3.1 CONFIGURING THE COMPARATOR VOLTAGE REFERENCE

The Voltage Reference module is controlled through the CVRCON register (Register 21-2). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR3:CVR0), with one range offering finer resolution. The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.

FIGURE 21-2: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM



25.5 JTAG Interface

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on this interface is provided in future revisions of the document.

Note: Refer to Section 24. "Programming and Diagnostics" (DS70246) of the "dsPIC33F/PIC24H Family Reference Manual" for further information on usage, configuration and operation of the JTAG interface.

25.6 In-Circuit Serial Programming

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices can be serially programmed while in the end application circuit. This is done with two lines for clock and data and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the *"dsPIC33F/PIC24H Flash Programming Specification"* (DS70152) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

25.7 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to $\overline{\text{MCLR}}$, VDD, Vss, and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

25.8 Code Protection and CodeGuard™ Security

The PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices offer advanced implementation of CodeGuard Security that supports BS, SS and GS while, the PIC24HJ32GP302/304 devices offer the intermediate level of CodeGuard Security that supports only BS and GS. CodeGuard Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard Security can be used to securely update Flash even when multiple IPs reside on the single chip. The code protection features vary depending on the actual PIC24H implemented. The following sections provide an overview of these features.

Secure segment and RAM protection is implemented on the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices. The PIC24HJ32GP302/304 devices do not support secure segment and RAM protection.

Note: Refer to Section 23. "CodeGuard™ Security" (DS70239) of the "dsPIC33F/PIC24H Family Reference Manual" for further information on usage, configuration and operation of CodeGuard Security.

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = $f + WREG + (C)$	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = Iit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE,Expr	Branch if greater than or equal	1	1 (2)	None
		BRA	GEU,Expr	Branch if unsigned greater than or equal	1	1 (2)	None
		BRA	GT,Expr	Branch if greater than	1	1 (2)	None
		BRA	GTU,Expr	Branch if unsigned greater than	1	1 (2)	None
		BRA	LE,Expr	Branch if less than or equal	1	1 (2)	None
		BRA	LEU,Expr	Branch if unsigned less than or equal	1	1 (2)	None
		BRA	LT,Expr	Branch if less than	1	1 (2)	None
		BRA	LTU, Expr	Branch if unsigned less than	1	1 (2)	None
		BRA	N,Expr	Branch if Negative	1	1 (2)	None
1		BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN, Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z,Expr	Branch if Zero	1	1 (2)	None
		BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
		BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None

TABLE 26-2: INSTRUCTION SET OVERVIEW

NOTES:

TABLE 28-33:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING
REQUIREMENTS


АС СНА		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP70	TscP	Maximum SCK Input Frequency	_	_	11	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—	_	_	ns	See parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—	_		ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	—		ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	—		ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—		ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_		ns	—
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow to SCKx \uparrow or SCKx Input$	120	_	_	ns	—
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	_	50	ns	—
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	_		ns	See Note 4
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	_	_	50	ns	_


Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.





PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04





FIGURE 28-24: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)






FIGURE 28-26: PARALLEL MASTER PORT READ TIMING DIAGRAM

TABLE 28-49: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard C (unless oth Operating te	erwise stat	,		
Param No.	Characteristic	Min.	Тур	Max.	Units	Conditions
PM1	PMALL/PMALH Pulse Width	—	0.5 TCY	_	ns	—
PM2	Address Out Valid to PMALL/PMALH Invalid (address setup time)	—	0.75 TCY	—	ns	—
PM3	PMALL/PMALH Invalid to Address Out Invalid (address hold time)	—	0.25 TCY	_	ns	—
PM5	PMRD Pulse Width		0.5 TCY	_	ns	_
PM6	PMRD or PMENB Active to Data In Valid (data setup time)	150	—	_	ns	—
PM7	PMRD or PMENB Inactive to Data In Invalid (data hold time)	—	—	5	ns	_




FIGURE 28-27: PARALLEL MASTER PORT WRITE TIMING DIAGRAM

TABLE 28-50: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extende				
Param No.	Characteristic	Min.	Тур	Max.	Units	Conditions
PM11	PMWR Pulse Width	—	0.5 TCY	_	ns	
PM12	Data Out Valid before PMWR or PMENB goes Inactive (data setup time)	—	—	_	ns	_
PM13	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)	—	—	_	ns	_
PM16	PMCSx Pulse Width	Тсү - 5	—	_	ns	—

TABLE 28-51: DMA READ/WRITE TIMING REQUIREMENTS

АС СН/	ARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Characteristic	Min.	Тур	Max.	Units	Conditions	
DM1	DMA Read/Write Cycle Time	—	—	1 Tcy	ns	—	

Revision E (January 2011)

This includes typographical and formatting changes throughout the data sheet text. In addition, the Preliminary marking in the footer was removed.

All occurrences of VDDCORE have been removed throughout the document.

All other major changes are referenced by their respective section in the following table.

TABLE A-4: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Microcontrollers"	The high temperature end range was updated to +150°C (see "Operating Range:").
Section 2.0 "Guidelines for Getting Started with 16-bit Microcontrollers"	The frequency limitation for device PLL start-up conditions was updated in Section 2.7 "Oscillator Value Conditions on Device Start-up".
	The second paragraph in Section 2.9 "Unused I/Os" was updated.
Section 4.0 "Memory Organization"	The All Resets values for the following SFRs in the Timer Register Map were changed (see Table 4-5):
	• TMR1
	• TMR2
	• TMR3
	• TMR4
	• TMR5
Section 9.0 "Oscillator Configuration"	Added Note 3 to the OSCCON: Oscillator Control Register (see Register 9-1).
	Added Note 2 to the CLKDIV: Clock Divisor Register (see Register 9-2).
	Added Note 1 to the PLLFBD: PLL Feedback Divisor Register (see Register 9-3).
	Added Note 2 to the OSCTUN: FRC Oscillator Tuning Register (see Register 9-4).
Section 20.0 "10-bit/12-bit Analog-to-Digital Converter (ADC1)"	Updated the VREFL references in the ADC1 module block diagrams (see Figure 20-1 and Figure 20-2).
Section 25.0 "Special Features"	Added a new paragraph and removed the third paragraph in Section 25.1 "Configuration Bits".
	Added the column "RTSP Effects" to the dsPIC33F Configuration Bits Descriptions (see Table 25-2).