

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	21
Program Memory Size	32KB (11K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 10x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj32gp302-i-mm

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

- **Note 1:** This data sheet summarizes the features PIC24HJ32GP302/304, of the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 of family devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

2.1 Basic Connection Requirements

Getting started with the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 family of 16-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and VSS pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins (regardless if ADC module is not used)

(see Section 2.2 "Decoupling Capacitors")
• VCAP

(see Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)")

- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins used when external voltage reference for ADC module is implemented

Note: The AVDD and AVSS pins must be connected independent of the ADC voltage reference source.


2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVss is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

FIGURE 4-4: DATA MEMORY MAP FOR PIC24HJ128GP202/204, PIC24HJ64GP202/204, PIC24HJ128GP502/504 AND PIC24HJ64GP502/504 DEVICES WITH 8 KB RAM



4.3 Memory Organization Resources

Many useful resources related to Memory Organization are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwprod-ucts/Devices.aspx?dDoc-Name=en534555

4.3.1 KEY RESOURCES

- Section 4. "Program Memory" (DS70203)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

NVMCON: FLASH MEMORY CONTROL REGISTER

5.6 Flash Memory Control Registers

REGISTER 5-1:

R/SO-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾					
WR	R/W-000	WRERR	U-0	U-0	U-0	U-0	U-0
	WREN	WRERR	—	_	—		
bit 15							bit 8
U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾
_	ERASE		_		NVMOP	<3:0> ⁽²⁾	
bit 7	·						bit 0
Legend:		SO = Settal	ole only bit				
R = Readable	bit	W = Writabl	e bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is s	et	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	WR: Write Con	trol bit					
	1 = Initiates a	Flash memor	y program or	erase operation	on. The operatio	on is self-timed	and the bit is
		hardware on					
	0 = Program of	•	tion is comple	ete and inactive	9		
bit 14	WREN: Write E						
	1 = Enable Fla						
h:: 40	0 = Inhibit Flas		-	IS			
bit 13	WRERR: Write	•	•		· · · · · · · · · · · · · · · · · · ·		
		er program or Illy on any se			termination has	occurred (bit i	s set
	0 = The progra				/		
bit 12-7	Unimplemente						
bit 6	ERASE: Erase						
2.00		•		bv NVMOP </td <td>3:0> on the next</td> <td>WR command</td> <td></td>	3:0> on the next	WR command	
					><3:0> on the network		
bit 5-4	Unimplemente	d: Read as ')'				
bit 3-0	NVMOP<3:0>:	NVM Operati	on Select bits	_S (2)			
	If ERASE = 1:						
	1111 = Memor	•	operation				
	1110 = Reserv						
	1101 = Erase (•					
	1100 = Erase S 1011 = Reserv		ent				
	0011 = No ope						
	0010 = Memor		operation				
	0001 = No ope						
	0000 = Erase a	a single Confi	guration regis	ster byte			
	If ERASE = 0:						
	1111 = No ope						
	1110 = Reserv						
	1101 = No ope 1100 = No ope						
	1011 = Reserv						
	0011 = Memor	y word progra	m operation				
	0010 = No ope	ration					
	0001 = Memory						
	0000 = Progra r	n a single Co	nfiguration re	gister byte			
Note 1: The	ese bits can only	be reset on a	POR.				
2: All	other combination	ns of NVMOF	<3:0> are un	implemented			

2: All other combinations of NVMOP<3:0> are unimplemented.

7.5 Interrupt Control Registers

REGISTER 7-1: SR: CPU STATUS REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	—	—	—	—	—	—	DC
bit 15							bit 8
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0> ⁽²⁾		RA	N	OV	Z	С

Ь	:4	7
1)	ш	

Legend:			
C = Clear only bit	R = Readable bit	U = Unimplemented bit, read as '0'	
S = Set only bit	W = Writable bit	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-5

IPL<2:0>: CPU Interrupt Priority Level Status bits⁽²⁾

111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled

- 110 = CPU Interrupt Priority Level is 6 (14)
- 101 = CPU Interrupt Priority Level is 5 (13)
- 100 = CPU Interrupt Priority Level is 4 (12)
- 011 = CPU Interrupt Priority Level is 3 (11)
- 010 = CPU Interrupt Priority Level is 2 (10)
- 001 = CPU Interrupt Priority Level is 1 (9)
- 000 = CPU Interrupt Priority Level is 0 (8)

Note 1: For complete register details, see Register 3-1.

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- 3: The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.

REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
	—	—	—	IPL3 ⁽²⁾	PSV	—	—
bit 7							bit 0
Legend:		C = Clear only	/ bit				
R = Readable I	R = Readable bit W = Writable bit		bit	-n = Value at POR '1' = Bit is set			
0' = Bit is clear	0' = Bit is cleared 'x = Bit is unknown		nown	U = Unimplemented bit, read as '0'			
				(0)			
bit 3	IPL3: CPU Int	terrupt Priority	Level Status b	it 3 ⁽²⁾			
1 = CPU interrupt priority level is greater than 7							
0 = CPU interrupt priority level is 7 or less							

Note 1: For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

bit 0

REGISTER 7-20: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5	0: IPC5: INTERRUPT PRIORITY	CONTROL REGISTER 5
--	-----------------------------	--------------------

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		IC8IP<2:0>		—		IC7IP<2:0>	
bit 15							bit
					D 444 4	D 444 0	D 444 0
U-0	U-1	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
 bit 7		_		—		INT1IP<2:0>	bit
							bit
Legend:							
R = Readab	le bit	W = Writable	oit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	-	ted: Read as '					
bit 14-12		· ·		errupt Priority bi	ts		
	111 = Interrup	pt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interrup	pt is priority 1					
	000 = Interrup	pt source is dis	abled				
bit 11	Unimplemen	ted: Read as ')'				
bit 10-8	IC7IP<2:0>:	nput Capture C	hannel 7 Inte	errupt Priority bi	ts		
	111 = Interrup	pt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
	• 001 = Interrup	ot is priority 1					
		pt is priority i pt source is dis	abled				
bit 7-3	-	ted: Read as '					
bit 2-0	•	External Interr		, bits			
5112 0		pt is priority 7 (I					
	•	, (i	g. eet p. er	(j			
	•						
	•						
	001 = Interrup		ablad				
	000 = interru	pt source is dis	anieu				

9.3 Oscillator Control Registers

	COSC<2:0>				$\lambda = 2$		
					NOSC<2:0> ⁽²⁾		
						bit 8	
R/W-0	R-0	U-0	R/C-0	U-0	R/W-0	R/W-0	
IOLOCK	LOCK		CF		LPOSCEN	OSWEN	
						bit 0	
	y = Value set f	rom Configur	ation bits on P	OR	C =	Clear only bit	
le bit	W = Writable I	oit	U = Unimpler	nented bit, rea	d as '0'	-	
POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own	
Unimplomont	od: Pead as '	,,					
-			hits (read only	`			
			-)			
	· ·	,					
101 = Low-Po	wer RC oscilla	tor (LPRC)					
			IFLL				
			e-by-N and PL	L (FRCDIVN +	PLL)		
000 = Fast R0	C oscillator (FR	C)					
•							
			e-by-16				
			PLL				
			e-by-N and Pl		PLL)		
CLKLOCK: C	lock Lock Enal	ole bit					
					C<7:6>) = 0b01)	<u>)</u>	
						_	
	-	-	OCK SOURCE Car	n be moaified b	y clock switching]	
			to peripheral pi	n select registe	ers not allowed		
LOCK: PLL L	ock Status bit (read-only)					
			•				
	0 = Indicates that PLL is out of lock, start-up timer is in progress or PLL is disabled						
Unimplement	ed: Read as ')'					
	es to this register require an unlock sequence. Refer to Section 39. "Oscillator (Part III)" (DS70308 e <i>"dsPIC33F/PIC24H Family Reference Manual"</i> (available from the Microchip web site) for details.						
	k switches in e	ither direction	n. In these insta	ances, the app			
	e bit POR Unimplement COSC<2:0>: 111 = Fast RC 110 = Fast RC 101 = Low-Po 100 = Second 011 = Primary 010 = Primary 010 = Fast RC Unimplement NOSC<2:0>: 111 = Fast RC 101 = Low-Po 100 = Second 011 = Primary 010 = Fast RC 101 = Low-Po 100 = Second 011 = Primary 010 = Fast RC 000 = Fast RC 1 = Clock switch 1 = Clock switch 1 = Peripheria 0 = Peripheria 0 = Peripheria 1 = Indicates 0 = Indicates Unimplement /rites to this regist the "dsPIC33F/P	y = Value set f e bit W = Writable f POR '1' = Bit is set Unimplemented: Read as '0 COSC<2:0>: Current Oscillat 111 = Fast RC oscillator (FR 110 = Fast RC oscillator (FR 101 = Low-Power RC oscillat 100 = Secondary oscillator (XT, 011 = Primary oscillator (XT, 010 = Primary oscillator (KT, 010 = Fast RC Oscillator (FR 000 = Fast RC Oscillator (FR Unimplemented: Read as '0 NOSC<2:0>: New Oscillator 111 = Fast RC oscillator (FR 110 = Fast RC oscillator (FR 101 = Low-Power RC oscillator 111 = Fast RC oscillator (FR 101 = Low-Power RC oscillator 111 = Fast RC oscillator (FR 101 = Low-Power RC oscillator (ST, 011 = Primary oscillator (XT, 010 = Primary oscillator (XT, 011 = Primary oscillator (KT, 011 = Fast RC Oscillator (FR 100 = Fast RC Oscillator (FR 100 = Fast RC Oscillator (FR 101 = Low-Power RC oscillator (FR 101 = Low-Power RC oscillator (FR 101 = Low-Power RC oscillator (FR 101 = Cock switching is enabled 100 = Fast RC Oscillator (FR 000 = Fast RC oscillat	y = Value set from Configur e bit W = Writable bit POR '1' = Bit is set Unimplemented: Read as '0' COSC<2:0>: Current Oscillator Selection 111 = Fast RC oscillator (FRC) with Divide 100 = Fast RC oscillator (FRC) with Divide 101 = Low-Power RC oscillator (LPRC) 100 = Secondary oscillator (Sosc) 011 = Primary oscillator (XT, HS, EC) with 010 = Primary oscillator (KT, HS, EC) 001 = Fast RC Oscillator (FRC) with divide 000 = Fast RC oscillator (FRC) Unimplemented: Read as '0' NOSC<2:0>: New Oscillator Selection bits 111 = Fast RC oscillator (FRC) with Divide 100 = Fast RC oscillator (FRC) with Divide 101 = Low-Power RC oscillator (LPRC) 100 = Secondary oscillator (Sosc) 011 = Primary oscillator (Sosc) 011 = Primary oscillator (XT, HS, EC) with 010 = Primary oscillator (XT, HS, EC) 001 = Fast RC Oscillator (KT, HS, EC) 001 = Fast RC Oscillator (FRC) with divide 000 = Fast RC oscillator (FRC) with divide 000 = Fast RC oscillator (FRC) 100 = Secondary oscillator (FRC) 011 = Primary oscillator (FRC) 011 = Primary oscillator (FRC) 011 = Primary oscillator (FRC) 011 = Fast RC oscillator (FRC) 011 = Primary oscillator (FRC) 011 = Fast RC oscillator (FRC) 011 = Primary oscillator (FRC) 011 = Primary oscillator (FRC) 02 CLKLOCK: Clock Lock Enable bit 11 = Clock switching is enabled and FSCM is 1 = Clock switching is enabled, system cl 0 = Indicates that PLL is in lock, or PLL si 0 = Indicates that PLL is out of lock, start- Unimplemented: Read as '0' //ites to this register require an unlock sequent the "dsPIC33F/PIC24H Family Reference Ma irect clock switches	y = Value set from Configuration bits on P e bit W = Writable bit U = Unimpler POR '1' = Bit is set '0' = Bit is cle Unimplemented: Read as '0' COSC<2:0>: Current Oscillator Selection bits (read-only 111 = Fast RC oscillator (FRC) with Divide-by-n 110 = Fast RC oscillator (FRC) with Divide-by-16 101 = Low-Power RC oscillator (LPRC) 100 = Secondary oscillator (Sosc) 011 = Primary oscillator (XT, HS, EC) with PLL 010 = Primary oscillator (KT, HS, EC) 011 = Primary oscillator (FRC) with divide-by-N and PL 010 = Fast RC oscillator (FRC) with divide-by-N and PL 010 = Fast RC oscillator (FRC) with Divide-by-N and PL 010 = Fast RC oscillator (FRC) with Divide-by-N 110 = Fast RC oscillator (Sosc) 011 = Primary oscillator (XT, HS, EC) 011 = Primary oscillator (XT, HS, EC) 011 = Fast RC Oscillator (FRC) 011 = Fast RC oscillator (FRC) 012 = Fast RC oscillator (FRC) 013 = Fast RC oscillator (FRC) 014 = Primerial pis elect is locked, write to peripheral PL 015 = Clock switching is enabled and FSCM is disabled, FCK 1 = Clock switching is enabled and FSCM is disabled, FCK 1 = Clock switching is enabled, system clock source car 10LOCK: Peripheral Pin Select Lock bit 1 = Peripherial pin select is locked, write to peripheral pin 0 = Peripherial pin select is not locked, write to peripheral pin 0 = Peripherial pin select is not locked, write to peripheral pin 0 = Indicates that PLL is out of lock, start-up timer is in p 10 unimplemented: Read as	y = Value set from Configuration bits on POR e bit W = Writable bit U = Unimplemented bit, read ;POR '1' = Bit is set '0' = Bit is cleared Unimplemented: Read as '0' COSC<2:0>: Current Oscillator Selection bits (read-only) 111 = Fast RC oscillator (FRC) with Divide-by-n 110 = Fast RC oscillator (FRC) with Divide-by-16 101 = Low-Power RC oscillator (LPRC) 100 = Secondary oscillator (SOSC) 011 = Primary oscillator (XT, HS, EC) 001 = Fast RC oscillator (FRC) with divide-by-N and PLL (FRCDIVN + 000 = Fast RC oscillator (FRC) with divide-by-N and PLL (FRCDIVN + 000 = Fast RC oscillator (FRC) with divide-by-N 110 = Fast RC oscillator (FRC) with Divide-by-16 101 = Low-Power RC oscillator (LPRC) 100 = Secondary oscillator (SOSC) 011 = Primary oscillator (SOSC) 011 = Primary oscillator (FRC) with Divide-by-N 100 = Fast RC oscillator (FRC) with divide-by-N and PLL (FRCDIVN + 000 = Fast RC oscillator (FRC) with divide-by-N and PLL (FRCDIVN + 000 = Fast RC oscillator (FRC) with divide-by-N and PLL (FRCDIVN + 000 = Fast RC oscillator (FRC) 011 = Primary oscillator (FRC) 012 = Clock switching is disabled and FSCM is disabled, FCKSM<1:0>(FOS 1 = Clock switching is disabled, system clock source is locked 0 = Clock switching is disabled, system clock source can be modified b IOLOCK: Peripheral Pin Select Lock bit 1 = Peripherial pin select is locked, write to peripheral pin select register 0 = Peripherial pin select is locked, write to peripheral pin select register 0 = Peripherial pin select is locked, write to peripheral pin select register 0 = Indicates that PLL is in lock, or PLL start-up timer is satisfied 0 = Indicates that PLL is out of lock, start-up timer is no progress or PLI Unimplemented: Read as '0' /rites to this register require an unlock sequence. Refer to Section 39. "Os the "dsPIC33F/PIC24H Family Reference Manual" (avail	y = Value set from Configuration bits on POR C = e bit W = Writable bit U = Unimplemented bit, read as '0' :POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkn Unimplemented: Read as '0' COSC<2:0>: Current Oscillator Selection bits (read-only) 111 = Fast RC oscillator (FRC) with Divide-by-n 100 = Fast RC oscillator (FRC) with Divide-by-16 101 = Low-Power RC oscillator (LPRC) 100 = Secondary oscillator (Sosc) 011 = Primary oscillator (XT, HS, EC) 001 = Fast RC oscillator (FRC) with Divide-by-N and PLL (FRCDIVN + PLL) 000 = Fast RC oscillator (FRC) with divide-by-N 100 = Fast RC oscillator (FRC) with Divide-by-N 110 = Primary oscillator (XT, HS, EC) 001 = Fast RC oscillator (FRC) 001 = Fast RC oscillator (FRC) 002 = Fast RC oscillator (FRC) 003 = Fast RC oscillator (FRC) 004 = Clock switching is enabled and FSCM is disabled, FCKSM<1:0>(FOSC<7:6>) = 0b01 1 = Clock switching is disabled, system clock source is locked 0 = Clock switching is disabled, system clock source can be modified by clock switching 1 = Peripherial pin select Lock bit 1 = Peripherial pin select is locked, write to peripheral pin select registers and allowed 0 = Peripherial pin select Lock bit 1 = Peripherial pin select is locked, write to peripheral pin select registers allowed 0 = Peripherial pin select is locked, write to peripheral pin select registers allowed 0 = Peripherial pin select is locked, write to peripheral pin select registers allowed 0 = Peripherial pin selec	

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER^(1,3)

REGISTER 11-7: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_		-	_	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	_			OCFAR<4:0>		
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable I	ble bit U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set	t '0' = Bit is cleared x = Bit is unknown			nown	
•							

bit 15-5 Unimplemented: Read as '0'

bit 4-0	OCFAR<4:0>: Assign Output Compare A (OCFA) to the corresponding RPn pin
DIL 4 -0	OCIAN 4.0/. Assign Output Compare A (OCIA) to the corresponding IV in pin

11111 = Input tied to Vss 11001 = Input tied to RP25

.

• 00001 = Input tied to RP1 00000 = Input tied to RP0

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect 0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 → 0 transition) resets the receiver buffer and the UxRSR to the empty state
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty

Note 1: Refer to **Section 17. "UART"** (DS70232) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
bit 15							bit 8

| R/W-1 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| FLTEN7 | FLTEN6 | FLTEN5 | FLTEN4 | FLTEN3 | FLTEN2 | FLTEN1 | FLTEN0 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Writeable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	id as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0

FLTENn: Enable Filter n to Accept Messages bits

1 = Enable Filter n

0 = Disable Filter n

REGISTER 19-12: CiBUFPNT1: ECAN™ FILTER 0-3 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F3BP<3:0>				F2BF	P<3:0>		
						bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
R/W-0 R/W-0 R/W-0 R/W-0 F1BP<3:0>				F0BF	P<3:0>		
						bit 0	
C = Writeable bit, but only '0			0' can be writte	n to clear the b	bit		
le bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				
1111 = Filte	r hits received ir	RX FIFO buf					
0000 = Filte F2BP<3:0>:	r hits received ir RX Buffer mask	RX Buffer 0 for Filter 2 (s		-			
	F3BF R/W-0 F1BF e bit :POR F3BP<3:0>: 1111 = Filte 1110 = Filte 1110 = Filte 0001 = Filte 0000 = Filte F2BP<3:0>:	F3BP<3:0> R/W-0 R/W-0 F1BP<3:0> C = Writeable e bit W = Writable : '1' = Bit is set F3BP<3:0>: RX Buffer mask 1111 = Filter hits received ir 1110 = Filter hits received ir . . 0001 = Filter hits received ir 0000 = Filter hits received ir F3BP<3:0>: RX Buffer mask	F3BP<3:0> R/W-0 R/W-0 F1BP<3:0> C = Writeable bit, but only ' e bit W = Writable bit : POR '1' = Bit is set F3BP<3:0>: RX Buffer mask for Filter 3 1111 = Filter hits received in RX FIFO buf 1110 = Filter hits received in RX Buffer 14 . 0001 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 0 F2BP<3:0>: RX Buffer mask for Filter 2 (set)	F3BP<3:0> R/W-0 R/W-0 R/W-0 F1BP<3:0> C = Writeable bit, but only '0' can be writte e bit W = Writable bit U = Unimplen : POR '1' = Bit is set '0' = Bit is cle F3BP<3:0>: RX Buffer mask for Filter 3 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14 . . . 0001 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 2 (same values as	F3BP<3:0> F2BF R/W-0 R/W-0 R/W-0 R/W-0 F1BP<3:0> F0BF C = Writeable bit, but only '0' can be written to clear the term e bit W = Writable bit U = Unimplemented bit, read : POR '1' = Bit is set '0' = Bit is cleared F3BP<3:0>: RX Buffer mask for Filter 3 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14 . . . 0001 = Filter hits received in RX Buffer 1	F3BP<3:0> F2BP<3:0> R/W-0 R/W-0 R/W-0 R/W-0 F1BP<3:0> F0BP<3:0> C = Writeable bit, but only '0' can be written to clear the bit e bit W = Writable bit U = Unimplemented bit, read as '0' : POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr F3BP<3:0>: RX Buffer mask for Filter 3 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14 0001 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 0 F2BP<3:0>: RX Buffer mask for Filter 2 (same values as bit 15-12)	

	· · · · · · · · · · · · · · · · · · ·	
bit 3-0	F0BP<3:0>: RX Buffer mask for Filter 0 (same values as bit 15-12))

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

'0' = Bit is cleared

x = Bit is unknown

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8	
bit 15							bit 8	
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	
RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	
bit 7							bit 0	
Legend: C = Writeable		bit, but only '()' can be writte	en to clear the b	it			
R = Readable bit W = Writable b			bit U = Unimplemented bit, read as '0'					

bit 15-0

-n = Value at POR

RXOVF<15:0>: Receive Buffer n Overflow bits

'1' = Bit is set

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition

REGISTER 19-25: CIRXOVF2: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 2

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF31 | RXOVF30 | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24 |
| bit 15 | | | | | | | bit 8 |

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF23 | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Writeable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0

RXOVF<31:16>: Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition

R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0				
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPF	RI<1:0>				
bit 15						•	bit 8				
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0				
TXENm	TXABTm ⁽¹⁾	TXLARBm ⁽¹⁾	TXERRm ⁽¹⁾	TXREQm	RTRENm	TXmPF	RI<1:0>				
bit 7							bit (
Legend:		C = Writeable	bit but only '()' can be writte	en to clear the b	it					
R = Readab	le bit	W = Writable	-		nented bit, read						
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown				
bit 15-8	See Definitior	n for Bits 7-0, C	Controls Buffer	n							
bit 7		RX Buffer Sele									
	1 = Buffer TR	Bn is a transm	it buffer								
	0 = Buffer TR	Bn is a receive	e buffer								
bit 6	TXABTm: Message Aborted bit ⁽¹⁾										
	1 = Message was aborted										
	-	-	nsmission succ	-							
bit 5	TXLARBm: Message Lost Arbitration bit ⁽¹⁾										
	1 = Message lost arbitration while being sent										
1.1.4		0 = Message did not lose arbitration while being sent									
bit 4	TXERRm: Error Detected During Transmission bit ⁽¹⁾										
	 1 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent 										
bit 3	TXREQm: Message Send Request bit										
		-	-	bit automatica	ally clears when	the message i	s successfull				
	0 = Clearing the bit to '0' while set requests a message abort										
bit 2	RTRENm: Auto-Remote Transmit Enable bit										
			t is received, T t is received, T								
bit 1-0	TXmPRI<1:0>: Message Transmission Priority bits										
	11 = Highest	11 = Highest message priority									
	•	10 = High intermediate message priority									
	01 = Low inte	rmediate mess	sage priority								
		message priori									

~ .

The buffers, SID, EID, DLC, Data Field and Receive Status registers are located in DMA RAM. Note:

BUFFER 19-5: ECAN™ MESSAGE BUFFER WORD 4

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
TOTT X	1011 /			te 3			I U I X
			Dy				
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	te 2			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-8 Byte 3<15:8>: ECAN™ Message Byte 3

bit 7-0 Byte 2<7:0>: ECAN Message Byte 2

BUFFER 19-6: ECAN™ MESSAGE BUFFER WORD 5

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
Byte 5									
bit 15							bit 8		

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
			Ву	te 4				
bit 7							bit 0	
Legend:								
R = Readable b	bit	W = Writable bit	t	U = Unimplemented bit, read as '0'				
-n = Value at Po	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknow	'n	

bit 15-8 Byte 5<15:8>: ECAN™ Message Byte 5

bit 7-0 Byte 4<7:0>: ECAN Message Byte 4

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	VCFG<2:0>			— — CSCNA			<1:0>
bit 15							bit 8
R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUFS			SMPI	<3:0>		BUFM	ALTS
bit 7							bit (
Logondi							
Legend: R = Readable	≏ hit	W = Writabl	e hit	II = Unimple	mented bit, rea	d as '0'	
-n = Value at		'1' = Bit is se		$0^{\circ} = \text{Bit is cle}$		x = Bit is unkn	own
				o Bitlook			0000
bit 15-13	VCFG<2:0>	-: Converter Vo	Itage Reference	Configuration	bits		
		ADREF+	ADREF-				
	000	AVDD	Avss	=			
		ternal VREF+	Avss	_			
	010	AVDD	External VREF-				
	011 Ex	ternal VREF+	External VREF-				
	1xx	Avdd	Avss				
bit 12-11	Unimpleme	ented: Read as	· '0'				
bit 10	CSCNA: So	an Input Selec	tions for CH0+ du	uring Sample	A bit		
	1 = Scan in						
h it 0 0	0 = Do not	•	wala likiliwad bita				
bit 9-8			nels Utilized bits <1:0> is: U-0, Un		d Road as '0'		
		rts CH0, CH1,		implementer	a, Redu do 0		
		rts CH0 and Cl	H1				
1.1.7	00 = Conve						
bit 7			t (only valid wher buffer 0x8-0xF, ι	-	cooss data in O	v0 0v7	
			buffer 0x0-0x7, i				
bit 6		ented: Read as					
bit 5-2	SMPI<3:0>	: Selects Increr	ment Rate for DM	A Addresses	bits or number	of sample/conv	ersion
	operations p	-					
		ements the L	MA address or	generates	interrupt after	completion of	every 16th
		•	OMA address or	generates	interrupt after	completion of	every 15th
	sam	ple/conversion	operation				
	•						
	•			completion of	avery 2nd com	ala/aanu analan	oneration
		rements the DM					
hit 1	0000 = Incr	rements the DM	IA address after of				
bit 1	0000 = Inc r BUFM: Buf	ements the DM fer Fill Mode Se	IA address after o elect bit	completion of	every sample/o	conversion oper	
bit 1	0000 = Incr BUFM: Buff 1 = Starts b	rements the DM fer Fill Mode Se puffer filling at a	IA address after of	completion of st interrupt a	every sample/o	conversion oper	
bit 1 bit 0	0000 = Incr BUFM: Buff 1 = Starts b 0 = Always	rements the DM fer Fill Mode Se puffer filling at a starts filling bu	IA address after o elect bit iddress 0x0 on fir	completion of st interrupt an x0	every sample/o	conversion oper	
	0000 = Incr BUFM: Buff 1 = Starts b 0 = Always ALTS: Alter 1 = Uses cl	rements the DM fer Fill Mode Se puffer filling at a starts filling bu mate Input Sam hannel input se	1A address after o elect bit address 0x0 on fir ffer at address 0;	completion of st interrupt an x0 bit A on first san	every sample/ond 0x8 on next	conversion oper	ation

24.0 PARALLEL MASTER PORT (PMP)

- Note 1: This data sheet summarizes the features PIC24HJ32GP302/304, of the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 35. "Parallel Master Port (PMP)" (DS70299) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com). 2: Some registers and associated bits described in this section may not be
 - available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The Parallel Master Port (PMP) module is a parallel 8-bit I/O module, specifically designed to communicate with a wide variety of parallel devices, such as communication peripherals, LCDs, external memory

FIGURE 24-1: PMP MODULE OVERVIEW

devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP is highly configurable.

Key features of the PMP module include:

- Fully Multiplexed Address/Data Mode
- Demultiplexed or Partially Multiplexed Address/ Data Mode:
 - Up to 11 address lines with single Chip Select
 - Up to 12 address lines without Chip Select
- Single Chip Select Line
- Programmable Strobe Options:
 - Individual Read and Write Strobes or;
 - Read/Write Strobe with Enable Strobe
- Address Auto-Increment/Auto-Decrement
- Programmable Address/Data Multiplexing
- · Programmable Polarity on Control Signals
- · Legacy Parallel Slave Port Support
- Enhanced Parallel Slave Support:
 - Address Support
 - 4-Byte Deep Auto-Incrementing Buffer
- Programmable Wait States
- Selectable Input Voltage Levels



24.1 **PMP** Resources

Many useful resources related to PMP are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en534555

24.1.1 KEY RESOURCES

- Section 35. "Parallel Master Port" (DS70299)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

FIGURE 28-3: CLKO AND I/O TIMING CHARACTERISTICS




TABLE 28-20: I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Oper (unless otherw Operating temp	vise state	ed) -40°C ≤	Ta ≤+85	3.6V °C for Inc 5°C for E	
Param No.	Symbol	Character	Characteristic			Max	Units	Conditions
DO31	TioR	Port Output Rise Tim	е		10	25	ns	_
DO32	TIOF	Port Output Fall Time	è	—	10	25	ns	—
DI35	TINP	INTx Pin High or Low Time (input)		20	_	—	ns	_
DI40	Trbp	CNx High or Low Tim	ne (input)	2	_	_	TCY	_

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

AC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended					
Param No.	Symbol	Charae	cteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions	
TB10	TtxH	TxCK High Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N	_	_	ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)	
TB11	TtxL	TxCK Low Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N	_	_	ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)	
TB15	TtxP	TxCK Input Period	Synchronous mode	Greater of: 40 or (2 Tcy + 40)/N	_	_	ns	N = prescale value (1, 8, 64, 256)	
TB20	TCKEXTMRL	-	External TxCl to Timer Incre			1.75 Tcy + 40	ns		

TABLE 28-23: TIMER2 AND TIMER 4 EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: These parameters are characterized, but are not tested in manufacturing.

				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended					
Param No.	Symbol	ymbol Characteristic		Min	Тур	Мах	Units	Conditions	
TC10	TtxH	TxCK High Time	Synchrono	ous Tcy + 20	-	_	ns	Must also meet parameter TC15	
TC11	TtxL	TxCK Low Time	Synchrono	ous Tcy + 20	-	—	ns	Must also meet parameter TC15	
TC15	TtxP	TxCK Input Period	Synchrono with presca		-	_	ns	N = prescale value (1, 8, 64, 256)	
TC20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Incre- ment			-	1.75 Tcy + 40	ns		

TABLE 28-24: TIMER3 AND TIMER5 EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: These parameters are characterized, but are not tested in manufacturing.

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04





FIGURE 28-24: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)



DC CHA	RACTER	ISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature						
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions		
		Output Low Voltage I/O Pins: 2x Sink Driver Pins - RA2, RA7- RA10, RB10, RB11, RB7, RB4, RC3-RC9	_	_	0.4	V	lo∟ ≤1.8 mA, VDD = 3.3V See Note 1		
DO10	Vol	Output Low Voltage I/O Pins: 4x Sink Driver Pins - RA0, RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2	_	_	0.4	v	IoL ≤3.6 mA, VDD = 3.3V See Note 1		
		Output Low Voltage I/O Pins: 8x Sink Driver Pins - RA3, RA4	_	_	0.4	V	IoL ⊴6 mA, VDD = 3.3V See Note 1		
DO20	Vон	Output High Voltage I/O Pins: 2x Source Driver Pins - RA2, RA7-RA10, RB4, RB7, RB10, RB11, RC3-RC9	2.4	_	_	V	IoL ≥ -1.8 mA, VDD = 3.3V See Note 1		
		Vон	Output High Voltage I/O Pins: 4x Source Driver Pins - RA0, RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2	2.4	_	_	V	IoL ≥ -3 mA, VDD = 3.3V See Note 1	
		Output High Voltage I/O Pins: 8x Source Driver Pins - RA4, RA3	2.4	_	_	V	Io∟ ≥ -6 mA, VDD = 3.3V See Note 1		
		Output High Voltage I/O Pins:	1.5	_	_		IOH ≥ -1.9 mA, VDD = 3.3V See Note 1		
		2x Source Driver Pins - RA2, RA7-RA10, RB4, RB7, RB10, RB11, RC3-RC9	2.0	—	—	V	IOH ≥ -1.85 mA, VDD = 3.3V See Note 1		
			3.0	_	—		IOH ≥ -1.4 mA, VDD = 3.3V See Note 1		
		Output High Voltage 4x Source Driver Pins - RA0,	1.5	_	_		ІОН ≥ -3.9 mA, VDD = 3.3V See Note 1		
DO20A	VoH1	RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2	2.0		_	V	ІОн ≥ -3.7 mA, VDD = 3.3V See Note 1		
			3.0	_	_		IOH ≥ -2 mA, VDD = 3.3V See Note 1		
		Output High Voltage	1.5	_			IOH ≥ -7.5 mA, VDD = 3.3V See Note 1		
		8x Source Driver Pins - RA3, RA4	2.0	_	_	V	IOH ≥ -6.8 mA, VDD = 3.3V See Note 1		
			3.0	_	—		IOH ≥ -3 mA, VDD = 3.3V See Note 1		

TABLE 29-6: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.

