

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Details | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 16-Bit |
| Speed | 40 MIPs |
| Connectivity | I ² C, PMP, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | 21 |
| Program Memory Size | 64KB (22K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 8K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 10x10b/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-VQFN Exposed Pad |
| Supplier Device Package | 28-QFN-S (6x6) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic24hj64gp202-e-mm |

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

TABLE 4-7: OUTPUT COMPARE REGISTER MAP

| | | | | | | | | | | | | | | | | | | - |
|----------|-------------|--------|---------------------------|--------|----------|------------|------------|-------------|-------------|-------------|--------------|-------|-------|--------|-------|----------|-------|---------------|
| SFR Name | SFR Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| OC1RS | 0180 | | | | | | | Ou | tput Compar | e 1 Seconda | ary Register | | | | | | | xxxx |
| OC1R | 0182 | | Output Compare 1 Register | | | | | | XXXX | | | | | | | | | |
| OC1CON | 0184 | _ | _ | OCSIDL | _ | _ | | _ | — | _ | _ | _ | OCFLT | OCTSEL | | OCM<2:0> | | 0000 |
| OC2RS | 0186 | | | | | | | Ou | tput Compar | e 2 Seconda | ary Register | | | | | | | XXXX |
| OC2R | 0188 | | Output Compare 2 Register | | | | | XXXX | | | | | | | | | | |
| OC2CON | 018A | _ | _ | OCSIDL | _ | _ | | _ | — | _ | _ | _ | OCFLT | OCTSEL | | OCM<2:0> | | 0000 |
| OC3RS | 018C | | | | | | | Ou | tput Compar | e 3 Seconda | ary Register | | | | | | | XXXX |
| OC3R | 018E | | | | | | | | Output Co | ompare 3 Re | gister | | | | | | | XXXX |
| OC3CON | 0190 | _ | _ | OCSIDL | _ | _ | | _ | — | _ | _ | _ | OCFLT | OCTSEL | | OCM<2:0> | | 0000 |
| OC4RS | 0192 | | | | | | | Ou | tput Compar | e 4 Seconda | ary Register | | | | | | | XXXX |
| OC4R | 0194 | | Output Compare 4 Register | | | | | | XXXX | | | | | | | | | |
| OC4CON | 0196 | _ | _ | OCSIDL | _ | _ | _ | _ | _ | _ | _ | _ | OCFLT | OCTSEL | | OCM<2:0> | | 0000 |
| l edend. | v = unk | | o on Posot | = unim | lomontod | road as '0 | ' Posot va | luce are ch | own in hove | docimal | | | | • | • | | | |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-8: I2C1 REGISTER MAP

| SFR Name | SFR Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|----------|-------------|---------|--------|---------|--------|--------|--------|--------------------------|-------|------------------------------|-------|-------|----------|----------|-------|-------|-------|---------------|
| I2C1RCV | 0200 | _ | _ | - | _ | _ | - | - | _ | Receive Register | | | | | 0000 | | | |
| I2C1TRN | 0202 | _ | _ | _ | _ | _ | _ | _ | _ | | | | Transmit | Register | | | | OOFF |
| I2C1BRG | 0204 | _ | _ | _ | _ | _ | _ | _ | | Baud Rate Generator Register | | | | 0000 | | | | |
| I2C1CON | 0206 | I2CEN | _ | I2CSIDL | SCLREL | IPMIEN | A10M | DISSLW | SMEN | GCEN | STREN | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | 1000 |
| I2C1STAT | 0208 | ACKSTAT | TRSTAT | _ | _ | _ | BCL | GCSTAT | ADD10 | IWCOL | I2COV | D_A | Р | S | R_W | RBF | TBF | 0000 |
| I2C1ADD | 020A | _ | _ | _ | _ | _ | _ | Address Register | | | | | 0000 | | | | | |
| I2C1MSK | 020C | _ | _ | _ | _ | _ | - | Address Mask Register 00 | | | | | | 0000 | | | | |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-9: UART1 REGISTER MAP

| SFR Name | SFR Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|----------|-------------|----------|--------|----------|--------|--------|--------|-------|------------|--------------|---------|-------|-------------|--------------|-------|--------|-------|---------------|
| U1MODE | 0220 | UARTEN | _ | USIDL | IREN | RTSMD | _ | UEN1 | UEN0 | WAKE | LPBACK | ABAUD | URXINV | BRGH | PDSEI | _<1:0> | STSEL | 0000 |
| U1STA | 0222 | UTXISEL1 | UTXINV | UTXISEL0 | - | UTXBRK | UTXEN | UTXBF | TRMT | URXISE | EL<1:0> | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | 0110 |
| U1TXREG | 0224 | _ | _ | _ | _ | _ | — | _ | UTX8 | | | U | ART Transm | nit Register | | | | XXXX |
| U1RXREG | 0226 | _ | _ | _ | _ | _ | _ | _ | URX8 | | | U | ART Receive | ed Register | | | | 0000 |
| U1BRG | 0228 | | | | | | | Bau | d Rate Ger | erator Presc | aler | | | | | | | 0000 |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
|-----------------------------------|---------------------|--|-----------------|------------------|----------------|-----------------|-------|
| _ | | U1RXIP<2:0> | | | | SPI1IP<2:0> | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| — | | SPI1EIP<2:0> | | | | T3IP<2:0> | |
| bit 7 | | | | | | | bit C |
| Legend: | | | | | | | |
| R = Readab | ole bit | W = Writable | bit | U = Unimplei | mented bit, re | ad as '0' | |
| n = Value at POR '1' = Bit is set | | | | '0' = Bit is cle | | x = Bit is unkn | own |
| | | | | | | | |
| bit 15 | Unimpleme | nted: Read as ' | 0' | | | | |
| bit 14-12 | U1RXIP<2:0 |)>: UART1 Rece | eiver Interrupt | Priority bits | | | |
| | 111 = Interr | upt is priority 7 (| highest priori | ty interrupt) | | | |
| | • | | | | | | |
| | • | | | | | | |
| | 001 = Interr | upt is priority 1 | | | | | |
| | 000 = Interr | upt source is dis | abled | | | | |
| bit 11 | Unimpleme | nted: Read as ' | 0' | | | | |
| bit 10-8 | | SPI1 Event In | | • | | | |
| | 111 = Interr | upt is priority 7 (| highest priori | ty interrupt) | | | |
| | • | | | | | | |
| | • | | | | | | |
| | | upt is priority 1 | | | | | |
| | | upt source is dis | | | | | |
| bit 7 | • | nted: Read as ' | | | | | |
| bit 6-4 | | 0>: SPI1 Error Ir | - | - | | | |
| | 111 = Interr • | upt is priority 7 (| nignest priori | ty interrupt) | | | |
| | • | | | | | | |
| | • | | | | | | |
| | | upt is priority 1 upt source is dis | abled | | | | |
| bit 3 | | nted: Read as ' | | | | | |
| bit 2-0 | - | Timer3 Interrupt | | | | | |
| | | upt is priority 7 (| - | ty interrupt) | | | |
| | • | | | • • | | | |
| | • | | | | | | |
| | • 001 = Interr | upt is priority 1 | | | | | |
| | | upt is priority 1 | | | | | |

000 = Interrupt source is disabled

| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
|------------|--------------|---|----------------|------------------------|-----------------------------|-----------------|-------|
| _ | | C1IP<2:0> ⁽¹⁾ | | _ | | C1RXIP<2:0>(1) | |
| bit 15 | • | | | | | | bit 8 |
| | | | | | | | |
| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| — | | SPI2IP<2:0> | | _ | | SPI2EIP<2:0> | |
| bit 7 | | | | | | | bit C |
| Legend: | | | | | | | |
| R = Readab | le bit | W = Writable b | oit | U = Unimple | mented bit, re | ead as '0' | |
| | | '1' = Bit is set | | '0' = Bit is cle | | x = Bit is unkn | own |
| | | | | | | | |
| bit 15 | Unimpleme | ented: Read as '0 | , | | | | |
| bit 14-12 | C1IP<2:0>: | ECAN1 Event In | terrupt Priori | ty bits ⁽¹⁾ | | | |
| | 111 = Interr | rupt is priority 7 (h | nighest priori | ty interrupt) | | | |
| | • | | | | | | |
| | • | | | | | | |
| | | rupt is priority 1 | | | | | |
| | | rupt source is disa | | | | | |
| bit 11 | | ented: Read as '0 | | | | | |
| bit 10-8 | | 0>: ECAN1 Rece | | | riority bits ⁽¹⁾ | | |
| | 111 = Interr | rupt is priority 7 (h | highest priori | ty interrupt) | | | |
| | • | | | | | | |
| | • | | | | | | |
| | | rupt is priority 1 | | | | | |
| h:+ 7 | | rupt source is disa | | | | | |
| bit 7 | - | ented: Read as '0 | | . hite | | | |
| bit 6-4 | | SPI2 Event Int rupt is priority 7 (h | - | - | | | |
| | • | | lighest phon | ly interrupt) | | | |
| | • | | | | | | |
| | • | unt in priority 1 | | | | | |
| | | rupt is priority 1 rupt source is disa | abled | | | | |
| bit 3 | | ented: Read as '0 | | | | | |
| bit 2-0 | - | :0>: SPI2 Error In | | tv bits | | | |
| | | rupt is priority 7 (h | | • | | | |
| | • | | - | | | | |
| | • | | | | | | |
| | 001 = Interr | rupt is priority 1 | | | | | |
| | | rupt io priority i rupt course is die | | | | | |

000 = Interrupt source is disabled

Note 1: Interrupts disabled on devices without ECAN[™] modules.

| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
|-----------------------------------|--|---|---|--|------------------------------|-----------------|-------|
| | _ | _ | _ | _ | | C1TXIP<2:0>(1) | |
| bit 15 | | | | | | | bit |
| | | | | | | | |
| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| | | DMA7IP<2:0> | | <u> </u> | | DMA6IP<2:0> | |
| bit 7 | | | | | | | bit |
| Legend: | | | | | | | |
| R = Readab | ole bit | W = Writable | bit | U = Unimpler | nented bit, rea | id as '0' | |
| n = Value at POR '1' = Bit is set | | | | '0' = Bit is cle | ared | x = Bit is unkn | iown |
| | | | | | | | |
| bit 15-11 | - | nted: Read as ' | | | | | |
| bit 10-8 | C1TXIP<2.0 | >: FCAN1 Trans | smit Data Red | quest Interrupt | Priority bits ⁽¹⁾ | | |
| | 011741 32.0 | | | | | | |
| | | upt is priority 7 (I | | • • | | | |
| | | | | • • | ineniy ene | | |
| | | | | • • | | | |
| | 111 = Intern • • | upt is priority 7 (I | | • • | | | |
| | 111 = Intern • • • • • | upt is priority 7 (I upt is priority 1 | nighest priorif | • • | | | |
| bit 7 | 111 = Intern • • • • • • • • • • • • • • • • • • • | upt is priority 7 (I upt is priority 1 upt source is dis | nighest priorif abled | • • | | | |
| bit 7 bit 6-4 | 111 = Intern • • • • • • • • • • • • • • • • • • • | upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(| nighest priorit abled)' | ty interrupt) | | ritv bits | |
| | 111 = Intern • • 001 = Intern 000 = Intern Unimpleme DMA7IP<2:0 | upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(0>: DMA Channe | abled o' el 7 Data Tra | ty interrupt) nsfer Complete | | rity bits | |
| | 111 = Intern • • 001 = Intern 000 = Intern Unimpleme DMA7IP<2:0 | upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(| abled o' el 7 Data Tra | ty interrupt) nsfer Complete | | rity bits | |
| | 111 = Intern • • 001 = Intern 000 = Intern Unimpleme DMA7IP<2:0 | upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(0>: DMA Channe | abled o' el 7 Data Tra | ty interrupt) nsfer Complete | | rity bits | |
| | 111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:0 111 = Intern | upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as '(0>: DMA Channe upt is priority 7 (I | abled o' el 7 Data Tra | ty interrupt) nsfer Complete | | rity bits | |
| | 111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern | upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as '(0>: DMA Channe upt is priority 7 (I upt is priority 1 | abled ₎ ' el 7 Data Tra nighest priorit | ty interrupt) nsfer Complete | | rity bits | |
| bit 6-4 | 111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern 000 = Intern | upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(0>: DMA Channe upt is priority 7 (I upt is priority 1 upt source is disa | abled o' el 7 Data Tra highest priorit | ty interrupt) nsfer Complete | | rity bits | |
| bit 6-4 bit 3 | 111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern 000 = Intern Unimpleme | upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(0>: DMA Channe upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(| abled o' el 7 Data Tra nighest priorit abled | ty interrupt) nsfer Complete ty interrupt) | Interrupt Prior | | |
| | 111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern Unimpleme DMA6IP<2:(| upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as '(0>: DMA Channe upt is priority 7 (I upt source is dis nted: Read as '(0>: DMA Channe | abled o' el 7 Data Tra nighest priorit abled o' el 6 Data Tra | ty interrupt) nsfer Complete ty interrupt) | Interrupt Prior | | |
| bit 6-4 bit 3 | 111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern Unimpleme DMA6IP<2:(| upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(0>: DMA Channe upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(| abled o' el 7 Data Tra nighest priorit abled o' el 6 Data Tra | ty interrupt) nsfer Complete ty interrupt) | Interrupt Prior | | |
| bit 6-4 bit 3 | 111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern Unimpleme DMA6IP<2:(| upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as '(0>: DMA Channe upt is priority 7 (I upt source is dis nted: Read as '(0>: DMA Channe | abled o' el 7 Data Tra nighest priorit abled o' el 6 Data Tra | ty interrupt) nsfer Complete ty interrupt) | Interrupt Prior | | |
| bit 6-4 bit 3 | 111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern Unimpleme DMA6IP<2:(| upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as '(0>: DMA Channe upt is priority 7 (I upt source is dis nted: Read as '(0>: DMA Channe | abled o' el 7 Data Tra nighest priorit abled o' el 6 Data Tra | ty interrupt) nsfer Complete ty interrupt) | Interrupt Prior | | |
| bit 6-4 bit 3 | 111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern 000 = Intern Unimpleme DMA6IP<2:(111 = Intern 001 = Intern | upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as '(0>: DMA Channe upt is priority 7 (I upt source is dis nted: Read as '(0>: DMA Channe | nighest priorit abled o' el 7 Data Tra nighest priorit abled o' el 6 Data Tra nighest priorit | ty interrupt) nsfer Complete ty interrupt) | Interrupt Prior | | |

Note 1: Interrupts disabled on devices without ECAN™ modules.

| REGISTER | 11-5: RPIN | R7: PERIPHEI | RAL PIN SI | | FREGISTER | 7 | |
|---------------|-----------------------------------|--|------------|------------------|------------------|----------------|-------|
| U-0 | U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| — | _ | _ | | | IC2R<4:0> | | |
| bit 15 | · | · | | | | | bit 8 |
| U-0 | U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| _ | _ | — | | | IC1R<4:0> | | |
| bit 7 | | · | | | | | bit (|
| Legend: | | | | | | | |
| R = Readabl | le bit | W = Writable | bit | U = Unimple | mented bit, rea | ad as '0' | |
| -n = Value at | n = Value at POR '1' = Bit is set | | | '0' = Bit is cle | eared | x = Bit is unk | nown |
| | • • 00001 = Ing | but tied to RP25 | | | | | |
| bit 7-5 | • | out tied to RP0 ented: Read as '0 | ·, | | | | |
| | • | | | to the corresp | onding DDn ni | 2 | |
| bit 4-0 | 11111 = In p | Assign Input Ca out tied to Vss put tied to RP25 | , | no me correspo | onung KPn pl | 1 | |
| | • | | | | | | |
| | • | | | | | | |
| | • | out tied to RP1 | | | | | |

00000 = Input tied to RP0

14.2 Input Capture Registers

REGISTER 14-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER (x = 1, 2, 7 OR 8)

| U-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|--------|-----|--------|-----|-----|-----|-----|-------|
| — | — | ICSIDL | — | — | — | — | — |
| bit 15 | | | | | | | bit 8 |

| R/W-0 | R/W-0 | R/W-0 | R-0, HC | R-0, HC | R/W-0 | R/W-0 | R/W-0 |
|-------|-------|-------|---------|---------|-------|----------|-------|
| ICTMR | ICI< | 1:0> | ICOV | ICBNE | | ICM<2:0> | |
| bit 7 | | | | | | | bit 0 |


| Legend: | HC = Cleared in Hardware | | |
|-------------------|--------------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | l as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 15-14 | Unimplemented: Read as '0' |
|-----------|---|
| bit 13 | ICSIDL: Input Capture Module Stop in Idle Control bit |
| | 1 = Input capture module halts in CPU Idle mode |
| | 0 = Input capture module continues to operate in CPU Idle mode |
| bit 12-8 | Unimplemented: Read as '0' |
| bit 7 | ICTMR: Input Capture Timer Select bits |
| | 1 = TMR2 contents are captured on capture event 0 = TMR3 contents are captured on capture event |
| bit 6-5 | ICI<1:0>: Select Number of Captures per Interrupt bits |
| | 11 = Interrupt on every fourth capture event |
| | 10 = Interrupt on every third capture event 01 = Interrupt on every second capture event |
| | 00 = Interrupt on every capture event |
| bit 4 | ICOV: Input Capture Overflow Status Flag bit (read-only) |
| | 1 = Input capture overflow occurred |
| | 0 = No input capture overflow occurred |
| bit 3 | ICBNE: Input Capture Buffer Empty Status bit (read-only) |
| | 1 = Input capture buffer is not empty, at least one more capture value can be read 0 = Input capture buffer is empty |
| bit 2-0 | ICM<2:0>: Input Capture Mode Select bits |
| | 111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode (Rising edge detect only, all other control bits are not applicable) 110 = Unused (module disabled) |
| | 101 = Capture mode, every 16th rising edge |
| | 100 = Capture mode, every 4th rising edge |
| | 011 = Capture mode, every rising edge 010 = Capture mode, every falling edge |
| | 001 = Capture mode, every edge (rising and falling) |
| | (ICI<1:0> bits do not control interrupt generation for this mode) |
| | 000 = Input capture module turned off |

| | | ••••• | | | | | | | |
|---------------|--|------------------|------------------|--------------------|------------------|------------------|-------|--|--|
| R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | |
| FRMEN | SPIFSD | FRMPOL | — | _ | — | — | — | | |
| bit 15 | | | | | | | bit 8 | | |
| | | | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | U-0 | | |
| — | — | — | — | — | — | FRMDLY | | | |
| bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable | e bit | W = Writable | bit | U = Unimpler | nented bit, read | l as '0' | | | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkno | own | | |
| | | | | | | | | | |
| bit 15 | FRMEN: Fran | med SPIx Supp | ort bit | | | | | | |
| | | | | in used as fram | ie sync pulse in | put/output) | | | |
| | | SPIx support dis | | | | | | | |
| bit 14 | | me Sync Pulse | | ntrol bit | | | | | |
| | 1 = Frame sync pulse input (slave) 0 = Frame sync pulse output (master) | | | | | | | | |
| bit 13 | , | ame Sync Puls | () | | | | | | |
| bit 15 | | nc pulse is acti | | | | | | | |
| | | nc pulse is acti | | | | | | | |
| bit 12-2 | | ited: Read as ' | | | | | | | |
| bit 1 | FRMDLY: Fra | ame Sync Pulse | e Edge Selec | t bit | | | | | |
| | | nc pulse coinci | • | | | | | | |
| | 0 = Frame sy | nc pulse prece | des first bit cl | ock | | | | | |
| bit 0 | Unimplemen | ted: This bit m | ust not be se | t to '1' by the us | ser application | | | | |
| | | | | | | | | | |

| REGISTER | 19-6: CilNTF | : ECAN™ IN | ITERRUPT | FLAG REGIS | STER | | | | | |
|---------------|--|---|----------------|-----------------------------|-------------------|-----------------|-------|--|--|--|
| U-0 | U-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | |
| | — | TXBO | TXBP | RXBP | TXWAR | RXWAR | EWARN | | | |
| bit 15 | | | | | | | bit 8 | | | |
| R/C-0 | R/C-0 | R/C-0 | U-0 | R/C-0 | R/C-0 | R/C-0 | R/C-0 | | | |
| IVRIF | WAKIF | ERRIF | _ | FIFOIF | RBOVIF | RBIF | TBIF | | | |
| bit 7 | | | | | | | bit C | | | |
| Legend: | | C = Writeable | bit, but only | '0' can be writt | en to clear the b | oit | | | | |
| R = Readabl | le bit | W = Writable | bit | U = Unimple | mented bit, read | d as '0' | | | | |
| -n = Value at | t POR | '1' = Bit is set | | '0' = Bit is cle | eared | x = Bit is unkr | nown | | | |
| bit 15-14 | Unimplemen | ted: Read as ' | 0' | | | | | | | |
| bit 13 | - | mitter in Error | | bit | | | | | | |
| | 1 = Transmitte | er is in Bus Off | state | | | | | | | |
| | 0 = Transmitte | er is not in Bus | Off state | | | | | | | |
| bit 12 | | mitter in Error S | | sive bit | | | | | | |
| | | er is in Bus Pa er is not in Bus | | - | | | | | | |
| bit 11 | | ver in Error Sta | | | | | | | | |
| | | is in Bus Passi | | ve bit | | | | | | |
| | | is not in Bus P | | | | | | | | |
| bit 10 | TXWAR: Trar | nsmitter in Erro | r State Warni | ng bit | | | | | | |
| | | 1 = Transmitter is in Error Warning state | | | | | | | | |
| | | er is not in Erro | - | | | | | | | |
| bit 9 | | eiver in Error S | • | bit | | | | | | |
| | | Receiver is in Error Warning state Receiver is not in Error Warning state | | | | | | | | |
| bit 8 | | | • | | , hit | | | | | |
| bit o | | EWARN: Transmitter or Receiver in Error State Warning bit 1 = Transmitter or Receiver is in Error State Warning state | | | | | | | | |
| | | er or Receiver | | • | | | | | | |
| bit 7 | IVRIF: Invalid Message Received Interrupt Flag bit | | | | | | | | | |
| | | Request has o | | | | | | | | |
| 1.11.0 | • | Request has no | | | | | | | | |
| bit 6 | | Wake-up Activi Request has o | | ag bit | | | | | | |
| | | Request has no | | | | | | | | |
| bit 5 | • | • | | ources in CilN ⁻ | TF<13:8> regist | er) | | | | |
| | | Request has or | · · | | | | | | | |
| | | Request has no | | | | | | | | |
| bit 4 | Unimplemen | ted: Read as ' | 0' | | | | | | | |
| bit 3 | FIFOIF: FIFO | Almost Full In | terrupt Flag b | it | | | | | | |
| | 1 = Interrupt Request has occurred | | | | | | | | | |
| | • | Request has no | | | | | | | | |
| bit 2 | | Buffer Overflov | | ag bit | | | | | | |
| | | Request has or Request has no | | | | | | | | |
| bit 1 | | ffer Interrupt FI | | | | | | | | |
| | | Request has or | | | | | | | | |
| | | Request has no | | | | | | | | |
| bit 0 | | fer Interrupt Fla | | | | | | | | |
| | | Request has or | | | | | | | | |
| | 0 = Interrupt I | Request has no | ot occurred | | | | | | | |
| | | | | | | | | | | |





20.6 ADC Control Registers

| R/W-0 | U-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | |
|--------|-----------|--------|---------|--------|-------|----------------|-----------------|--|
| ADON | — | ADSIDL | ADDMABM | | AD12B | FORM<1:0> | | |
| bit 15 | | | | | | | bit 8 | |
| | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 HC,HS | R/C-0 HC, HS | |
| | SSRC<2:0> | | — | SIMSAM | ASAM | SAMP | DONE | |
| bit 7 | | | | | | | bit 0 | |

| REGISTER 20-1: AD1CON1: ADC1 CONTROL REGISTER | REGISTER 20-1: |
|---|----------------|
|---|----------------|

| Legend: HC = Cleared by hardware | | HS = Set by hardware C = Clear only | | |
|-----------------------------------|------------------|-------------------------------------|--------------------|--|
| R = Readable bit W = Writable bit | | U = Unimplemented bit, rea | d as '0' | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

| bit 15 | ADON: ADC Operating Mode bit 1 = ADC module is operating 0 = ADC is off |
|---------|---|
| bit 14 | Unimplemented: Read as '0' |
| bit 13 | ADSIDL: Stop in Idle Mode bit |
| | 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode |
| bit 12 | ADDMABM: DMA Buffer Build Mode bit |
| | DMA buffers are written in the order of conversion. The module provides an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer DMA buffers are written in Scatter/Gather mode. The module provides a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer |
| bit 11 | Unimplemented: Read as '0' |
| bit 10 | AD12B: 10-bit or 12-bit Operation Mode bit |
| | 1 = 12-bit, 1-channel ADC operation 0 = 10-bit, 4-channel ADC operation |
| bit 9-8 | FORM<1:0>: Data Output Format bits |
| | For 10-bit operation: 11 = Reserved 10 = Reserved 01 = Signed integer (Dout = ssss sssd dddd dddd, where s = .NOT.d<9>) 00 = Integer (Dout = 0000 00dd dddd dddd) |
| | For 12-bit operation: |
| | 11 = Reserved 10 = Reserved |
| | 01 = Signed Integer (Dout = ssss sddd dddd dddd, where s = .NOT.d<11>) 00 = Integer (Dout = 0000 dddd dddd dddd) |
| bit 7-5 | SSRC<2:0>: Sample Clock Source Select bits |
| | <pre>111 = Internal counter ends sampling and starts conversion (auto-convert) 110 = Reserved 101 = Reserved</pre> |
| | 100 = GP timer (Timer5 for ADC1) compare ends sampling and starts conversion 011 = Reserved |
| | OID = GP timer (Timer3 for ADC1) compare ends sampling and starts conversion OOD = Active transition on INTO pin ends sampling and starts conversion OOO = Clearing sample bit ends sampling and starts conversion |
| bit 4 | Unimplemented: Read as '0' |
| | |

REGISTER 20-1: AD1CON1: ADC1 CONTROL REGISTER 1 (CONTINUED)

| bit 3 | SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or $1x$) |
|-------|---|
| bit 5 | When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0' 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or Samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01) 0 = Samples multiple channels individually in sequence |
| bit 2 | ASAM: ADC Sample Auto-Start bit |
| | 1 = Sampling begins immediately after last conversion. SAMP bit is auto-set 0 = Sampling begins when SAMP bit is set |
| bit 1 | SAMP: ADC Sample Enable bit |
| | 1 = ADC sample/hold amplifiers are sampling 0 = ADC sample/hold amplifiers are holding If ASAM = 0, software can write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC = 000, software can write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion. |
| bit 0 | DONE: ADC Conversion Status bit |
| | 1 = ADC conversion cycle is completed 0 = ADC conversion not started or in progress Automatically set by hardware when ADC conversion is complete. Software can write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit does NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion. |

REGISTER 22-10: ALRMVAL (WHEN ALRMPTR<1:0> = 00): ALARM MINUTES AND SECONDS VALUE REGISTER

| U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | |
|-----------------|-------------|------------------|--------------|--------------------|----------------|-------------------|-----------|--|
| _ | | MINTEN<2:0> | | | MINO | NE<3:0> | | |
| bit 15 | · | | | | | | bit 8 | |
| | | | | | | | | |
| U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | |
| — | SECTEN<2:0> | | | SECONE<3:0> | | | | |
| bit 7 | | | | | | | bit 0 | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable | bit | W = Writable I | oit | U = Unimplem | ented bit, rea | ad as '0' | | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is clea | red | x = Bit is unki | nown | |
| | | | | | | | | |
| bit 15 | Unimpleme | nted: Read as ' |)' | | | | | |
| bit 14-12 | MINTEN<2: | 0>: Binary Code | d Decimal Va | alue of Minute's T | Tens Digit; co | ntains a value fr | om 0 to 5 | |

bit 11-8MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit; contains a value from 0 to 9bit 7Unimplemented: Read as '0'

bit 6-4 SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit; contains a value from 0 to 5

bit 3-0 SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit; contains a value from 0 to 9

REGISTER 24-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED)

| bit 2 | BEP: Byte Enable Polarity bit 1 = Byte enable active-high (PMBE) 0 = Byte enable active-low (PMBE) |
|-------|---|
| bit 1 | WRSP: Write Strobe Polarity bit |
| | For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10): |
| | 1 = Write strobe active-high (PMWR) |
| | 0 = Write strobe active-low (PMWR) |
| | For Master mode 1 (PMMODE<9:8> = 11): |
| | 1 = Enable strobe active-high (PMENB) |
| | 0 = Enable strobe active-low (PMENB) |
| bit 0 | RDSP: Read Strobe Polarity bit |
| | For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10): |
| | 1 = Read strobe active-high (PMRD) |
| | 0 = Read strobe active-low (PMRD) |
| | For Master mode 1 (PMMODE<9:8> = 11): |
| | 1 = Read/write strobe active-high (PMRD/PMWR) |
| | 0 = Read/write strobe active-low (PMRD/PMWR) |

Note 1: These bits have no effect when their corresponding pins are used as address lines.

| TABLE 26-2 | INSTRUCTION SET OVERVIEW | (CONTINUED) | |
|------------|--------------------------|-------------|--|
| | | | |

| Base Instr # | Assembly Mnemonic | | Assembly Syntax | Description | # of Words | # of Cycles | Status Flags Affected |
|--------------------|----------------------|--------|-----------------|---|---------------|----------------|--------------------------|
| 35 | INC | INC | f | f = f + 1 | 1 | 1 | C,DC,N,OV,Z |
| | | INC | f,WREG | WREG = f + 1 | 1 | 1 | C,DC,N,OV,Z |
| | | INC | Ws,Wd | Wd = Ws + 1 | 1 | 1 | C,DC,N,OV,Z |
| 36 | INC2 | INC2 | f | f = f + 2 | 1 | 1 | C,DC,N,OV,Z |
| | | INC2 | f,WREG | WREG = f + 2 | 1 | 1 | C,DC,N,OV,Z |
| | | INC2 | Ws,Wd | Wd = Ws + 2 | 1 | 1 | C,DC,N,OV,Z |
| 37 | IOR | IOR | f | f = f .IOR. WREG | 1 | 1 | N,Z |
| | | IOR | f,WREG | WREG = f .IOR. WREG | 1 | 1 | N,Z |
| | | IOR | #lit10,Wn | Wd = lit10 .IOR. Wd | 1 | 1 | N,Z |
| | | IOR | Wb,Ws,Wd | Wd = Wb .IOR. Ws | 1 | 1 | N,Z |
| | | IOR | Wb,#lit5,Wd | Wd = Wb .IOR. lit5 | 1 | 1 | N,Z |
| 38 | LNK | LNK | #lit14 | Link Frame Pointer | 1 | 1 | None |
| 39 | LSR | LSR | f | f = Logical Right Shift f | 1 | 1 | C,N,OV,Z |
| | | LSR | f,WREG | WREG = Logical Right Shift f | 1 | 1 | C,N,OV,Z |
| | | LSR | Ws,Wd | Wd = Logical Right Shift Ws | 1 | 1 | C,N,OV,Z |
| | | LSR | Wb,Wns,Wnd | Wnd = Logical Right Shift Wb by Wns | 1 | 1 | N,Z |
| | | LSR | Wb,#lit5,Wnd | Wnd = Logical Right Shift Wb by lit5 | 1 | 1 | N,Z |
| 40 | MOV | MOV | f,Wn | Move f to Wn | 1 | 1 | None |
| | | MOV | f | Move f to f | 1 | 1 | None |
| | | MOV | f,WREG | Move f to WREG | 1 | 1 | N,Z |
| | | MOV | #lit16,Wn | Move 16-bit literal to Wn | 1 | 1 | None |
| | | MOV.b | #lit8,Wn | Move 8-bit literal to Wn | 1 | 1 | None |
| | | MOV | Wn,f | Move Wn to f | 1 | 1 | None |
| | | MOV | Wso,Wdo | Move Ws to Wd | 1 | 1 | None |
| | | MOV | WREG, f | Move WREG to f | 1 | 1 | None |
| | | MOV.D | Wns,Wd | Move Double from W(ns):W(ns + 1) to Wd | 1 | 2 | None |
| | | MOV.D | Ws,Wnd | Move Double from Ws to W(nd + 1):W(nd) | 1 | 2 | None |
| 41 | MUL | MUL.SS | Wb,Ws,Wnd | {Wnd + 1, Wnd} = signed(Wb) * signed(Ws) | 1 | 1 | None |
| | | MUL.SU | Wb,Ws,Wnd | {Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws) | 1 | 1 | None |
| | | MUL.US | Wb,Ws,Wnd | {Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws) | 1 | 1 | None |
| | | MUL.UU | Wb,Ws,Wnd | {Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws) | 1 | 1 | None |
| | | MUL.SU | Wb,#lit5,Wnd | {Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5) | 1 | 1 | None |
| | | MUL.UU | Wb,#lit5,Wnd | {Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5) | 1 | 1 | None |
| | | MUL | f | W3:W2 = f * WREG | 1 | 1 | None |
| 42 | NEG | NEG | f | $f = \overline{f} + 1$ | 1 | 1 | C,DC,N,OV,Z |
| | | NEG | f,WREG | WREG = \overline{f} + 1 | 1 | 1 | C,DC,N,OV,Z |
| | | NEG | Ws,Wd | $Wd = \overline{Ws} + 1$ | 1 | 1 | C,DC,N,OV,Z |
| 43 | NOP | NOP | -, - | No Operation | 1 | 1 | None |
| | | NOPR | | No Operation | 1 | 1 | None |
| 44 | POP | POP | f | Pop f from Top-of-Stack (TOS) | 1 | 1 | None |
| | | POP | Wdo | Pop from Top-of-Stack (TOS) to Wdo | 1 | 1 | None |
| | | POP.D | Wnd | Pop from Top-of-Stack (TOS) to | 1 | 2 | None |
| | | 101.5 | ma | W(nd):W(nd + 1) | | - | 10110 |
| | | POP.S | | Pop Shadow Registers | 1 | 1 | All |
| 45 | PUSH | PUSH | f | Push f to Top-of-Stack (TOS) | 1 | 1 | None |
| | | PUSH | Wso | Push Wso to Top-of-Stack (TOS) | 1 | 1 | None |
| | | PUSH.D | Wns | Push W(ns):W(ns + 1) to Top-of-Stack (TOS) | 1 | 2 | None |
| | | PUSH.S | | Push Shadow Registers | 1 | 1 | None |
| 46 | PWRSAV | PWRSAV | #lit1 | Go into Sleep or Idle mode | 1 | 1 | WDTO,Sleep |
| 47 | RCALL | RCALL | Expr | Relative Call | 1 | 2 | None |
| | | RCALL | Wn | Computed Call | 1 | 2 | None |

28.1 DC Characteristics

TABLE 28-1: OPERATING MIPS VS. VOLTAGE

| | | | Max MIPS | | |
|----------------|-------------------------|-----------------------|--|--|--|
| Characteristic | VDD Range (in Volts) | Temp Range (in °C) | PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 | | |
| | 3.0-3.6V ⁽¹⁾ | -40°C to +85°C | 40 | | |
| | 3.0-3.6V ⁽¹⁾ | -40°C to +125°C | 40 | | |

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized. Refer to parameter BO10 in Table 28-11 for the minimum and maximum BOR values.

TABLE 28-2: THERMAL OPERATING CONDITIONS

| Rating | Symbol | Min | Тур | Мах | Unit |
|--|--------|-----|-------------|------|------|
| Industrial Temperature Devices | | | | | |
| Operating Junction Temperature Range | TJ | -40 | _ | +125 | °C |
| Operating Ambient Temperature Range | TA | -40 | — | +85 | °C |
| Extended Temperature Devices | | | | | |
| Operating Junction Temperature Range | TJ | -40 | _ | +155 | °C |
| Operating Ambient Temperature Range | TA | -40 | _ | +125 | °C |
| Power Dissipation: Internal chip power dissipation: $PINT = VDD \times (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: | PD | I | Pint + Pi/c |) | W |
| $I/O = \Sigma (\{VDD - VOH\} \times IOH) + \Sigma (VOL \times IOL)$ | | | | | |
| Maximum Allowed Power Dissipation | PDMAX | (| TJ — TA)/θJ | IA | W |

TABLE 28-3: THERMAL PACKAGING CHARACTERISTICS

| Characteristic | Symbol | Тур | Мах | Unit | Notes |
|--|--------|-----|-----|------|-------|
| Package Thermal Resistance, 44-pin QFN | θja | 30 | | °C/W | 1 |
| Package Thermal Resistance, 44-pin TFQP | θја | 40 | — | °C/W | 1 |
| Package Thermal Resistance, 28-pin SPDIP | θја | 45 | _ | °C/W | 1 |
| Package Thermal Resistance, 28-pin SOIC | θја | 50 | _ | °C/W | 1 |
| Package Thermal Resistance, 28-pin QFN-S | θја | 30 | — | °C/W | 1 |

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

TABLE 28-33:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING
REQUIREMENTS

| | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended | | | | | |
|--------------|-----------------------|--|--------------|--------------------|-----|-------|-------------------------------|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min | Тур ⁽²⁾ | Max | Units | Conditions |
| SP70 | TscP | Maximum SCK Input Frequency | _ | _ | 11 | MHz | See Note 3 |
| SP72 | TscF | SCKx Input Fall Time | — | _ | _ | ns | See parameter DO32 and Note 4 |
| SP73 | TscR | SCKx Input Rise Time | — | _ | | ns | See parameter DO31 and Note 4 |
| SP30 | TdoF | SDOx Data Output Fall Time | — | — | | ns | See parameter DO32 and Note 4 |
| SP31 | TdoR | SDOx Data Output Rise Time | — | — | | ns | See parameter DO31 and Note 4 |
| SP35 | TscH2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | — | 6 | 20 | ns | — |
| SP36 | TdoV2scH, TdoV2scL | SDOx Data Output Setup to First SCKx Edge | 30 | — | - | ns | — |
| SP40 | TdiV2scH, TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge | 30 | — | _ | ns | — |
| SP41 | TscH2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | 30 | _ | | ns | — |
| SP50 | TssL2scH, TssL2scL | $\overline{SSx} \downarrow to SCKx \uparrow or SCKx Input$ | 120 | _ | _ | ns | — |
| SP51 | TssH2doZ | SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾ | 10 | _ | 50 | ns | — |
| SP52 | TscH2ssH TscL2ssH | SSx after SCKx Edge | 1.5 TCY + 40 | _ | | ns | See Note 4 |
| SP60 | TssL2doV | SDOx Data Output Valid after SSx Edge | _ | _ | 50 | ns | _ |

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

33.0 PACKAGING INFORMATION


28-Lead SPDIP



28-Lead SOIC (.300")



28-Lead QFN-S



44-Lead QFN



44-Lead TQFP



Example



Example




Example



Example



Example




© 2007-2012 Microchip Technology Inc.

33.1 Package Details

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | | INCHES | | | |
|----------------------------|------------------|----------|-------|--------|--|--|--|
| | Dimension Limits | MIN | NOM | MAX | | | |
| Number of Pins | | 28 | | | | | |
| Pitch | e | .100 BSC | | | | | |
| Top to Seating Plane | A | | _ | .200 | | | |
| Molded Package Thickness | A2 | .120 | .135 | .150 | | | |
| Base to Seating Plane | A1 | .015 | _ | | | | |
| Shoulder to Shoulder Width | E | .290 | .310 | .335 | | | |
| Molded Package Width | E1 | .240 | .285 | .295 | | | |
| Overall Length | D | 1.345 | 1.365 | 1.400 | | | |
| Tip to Seating Plane | L | .110 | .130 | .150 | | | |
| Lead Thickness | С | .008 | .010 | .015 | | | |
| Upper Lead Width | b1 | .040 | .050 | .070 | | | |
| Lower Lead Width | b | .014 | .018 | .022 | | | |
| Overall Row Spacing § | eB | _ | _ | .430 | | | |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

| Section Name | Update Description |
|---|---|
| Section 28.0 "Electrical Characteristics" | Updated the maximum value for Extended Temperature Devices in the Thermal Operating Conditions (see Table 28-2). |
| | Removed Note 4 from the DC Temperature and Voltage Specifications (see Table 28-4). |
| | Updated all typical and maximum Operating Current (IDD) values (see Table 28-5). |
| | Updated all typical and maximum Idle Current (IIDLE) values (see Table 28-6). |
| | Updated the maximum Power-Down Current (IPD) values for parameters DC60d, DC60a, and DC60b (see Table 28-7). |
| | Updated all typical Doze Current (Idoze) values (see Table 28-8). |
| | Updated the maximum value for parameter DI19 and added parameters DI28, DI29, DI60a, DI60b, and DI60c to the I/O Pin Input Specifications (see Table 28-9). |
| | Added Note 2 to the PLL Clock Timing Specifications (see Table 28- 17) |
| | Removed Note 2 from the AC Characteristics: Internal RC Accuracy (see Table 28-18). |
| | Updated the Internal RC Accuracy minimum and maximum values for parameter F21b (see Table 28-19). |
| | Updated the characteristic description for parameter DI35 in the I/O Timing Requirements (see Table 28-20). |
| | Updated <i>all</i> SPI specifications (see Table 28-28 through Table 28-35 and Figure 28-10 through Figure 28-16) |
| | Updated the ADC Module Specification minimum values for parameters AD05 and AD07, and updated the maximum value for parameter AD06 (see Table 28-41). |
| | Updated the ADC Module Specifications (12-bit Mode) minimum and maximum values for parameter AD21a (see Table 28-42). |
| | Updated all ADC Module Specifications (10-bit Mode) values, with the exception of Dynamic Performance (see Table 28-43). |
| | Updated the minimum value for parameter PM6 and the maximum value for parameter PM7 in the Parallel Master Port Read Timing Requirements (see Table 28-49). |
| | Added DMA Read/Write Timing Requirements (see Table 28-51). |

TABLE A-4: MAJOR SECTION UPDATES (CONTINUED)