

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	21
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 10x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj64gp202-i-mm

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Referenced Sources

This device data sheet is based on the following individual chapters of the *"dsPIC33F/PIC24H Family Reference Manual"*. These documents should be considered as the general reference for the operation of a particular module or device feature.

- Note 1: To access the documents listed below, browse to the documentation section of the PIC24HJ64GP204 product page of the Microchip web site (www.microchip.com) or select a family reference manual section from the following list.
 In addition to parameters, features, and other documentation, the resulting page provides links to the related family reference manual sections.
- Section 1. "Introduction" (DS70197)
- Section 2. "CPU" (DS70204)
- Section 3. "Data Memory" (DS70202)
- Section 4. "Program Memory" (DS70202)
- Section 5. "Flash Programming" (DS70191)
- Section 8. "Reset" (DS70192)
- Section 9. "Watchdog Timer and Power-saving Modes" (DS70196)
- Section 11. "Timers" (DS70205)
- Section 12. "Input Capture" (DS70198)
- Section 13. "Output Compare" (DS70209)
- Section 16. "Analog-to-Digital Converter (ADC)" (DS70183)
- Section 17. "UART" (DS70188)
- Section 18. "Serial Peripheral Interface (SPI)" (DS70206)
- Section 19. "Inter-Integrated Circuit™ (I²C™)" (DS70195)
- Section 23. "CodeGuard™ Security" (DS70199)
- Section 24. "Programming and Diagnostics" (DS70209)
- Section 25. "Device Configuration" (DS70194)
- Section 30. "I/O Ports with Peripheral Pin Select (PPS)" (DS70190)
- Section 32. "Interrupts (Part III)" (DS70214)
- Section 33. "Audio Digital-to-Analog Converter (DAC)" (DS70211)
- Section 34. "Comparator" (DS70212)
- Section 35. "Parallel Master Port (PMP)" (DS70299)
- Section 36. "Programmable Cyclic Redundancy Check (CRC)" (DS70298)
- Section 37. "Real-Time Clock and Calendar (RTCC)" (DS70301)
- Section 38. "Direct Memory Access" (DS70215)
- Section 39. "Oscillator (Part III)" (DS70216)

TABLE	4-4:	INTER		ONTRO	LLER R	EGISTER	R MAP											
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	—	—	_		_	—	_	_	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	-	0000
INTCON2	0082	ALTIVT	DISI			_		_	_	_	_			_	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INT0IF	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	IC8IF	IC7IF	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	0088	_	DMA4IF	PMPIF	_	_	_	_	_	_	_	_	DMA3IF	C1IF ⁽¹⁾	C1RXIF ⁽¹⁾	SPI2IF	SPI2EIF	0000
IFS3	008A	_	RTCIF	DMA5IF	_	_	_	—	_	_	—	_	_	—	_	_	_	0000
IFS4	008C	_	_	_	_	—	_	—	—	_	C1TXIF ⁽¹⁾	DMA7IF	DMA6IF	CRCIF	U2EIF	U1EIF	_	0000
IEC0	0094	_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	IC8IE	IC7IE	_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	0098	_	DMA4IE	PMPIE	_	_	_	_	_	_	_	_	DMA3IE	C1IE ⁽¹⁾	C1RXIE ⁽¹⁾	SPI2IE	SPI2EIE	0000
IEC3	009A	_	RTCIE	DMA5IE	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
IEC4	009C	_	_	_	_	_	_	_	_	_	C1TXIE ⁽¹⁾	DMA7IE	DMA6IE	CRCIE	U2EIE	U1EIE	_	0000
IPC0	00A4	_		T1IP<2:0>		_	(OC1IP<2:0	>	_		IC1IP<2:0>		_	IN	IT0IP<2:0>		4444
IPC1	00A6	—		T2IP<2:0>			(OC2IP<2:0	>	—		IC2IP<2:0>		—	DN	/A0IP<2:0	>	4444
IPC2	00A8	_	U	1RXIP<2:0	>	_	Ş	SPI1IP<2:0	>	_	:	SPI1EIP<2:0	>	_	٦	[31P<2:0>		4444
IPC3	00AA	_	_	_	_	_	D	MA1IP<2:)>	_		AD1IP<2:0>		_	U	1TXIP<2:0>	>	0444
IPC4	00AC	_	(CNIP<2:0>		_		CMIP<2:0	`	_	I	MI2C1IP<2:0	>	_	SI	2C1IP<2:0	>	4444
IPC5	00AE	_	I	C8IP<2:0>		_		IC7IP<2:0	`	_	_	_	_	_	IN	IT1IP<2:0>		4404
IPC6	00B0	—		T4IP<2:0>			(OC4IP<2:0	>	—		OC3IP<2:0>		—	DN	/A2IP<2:0	>	4444
IPC7	00B2	—	U	2TXIP<2:0>	>		L	J2RXIP<2:()>	—		INT2IP<2:0>	•	—	٦	[5IP<2:0>		4444
IPC8	00B4	—	С	1IP<2:0>(1))		C,	1RXIP<2:0	_{>} (1)	—		SPI2IP<2:0>	•	—	SF	PI2EIP<2:0	>	4444
IPC9	00B6	—	—				—	_		—	—			—	DN	/A3IP<2:0	>	0004
IPC11	00BA	—	—				D	MA4IP<2:)>	—		PMPIP<2:0>	•	—	_	—	_	0440
IPC15	00C2	—	_	—				RTCIP<2:0	>	—		DMA5IP<2:0	>	-	_	-	—	0440
IPC16	00C4	—	С	RCIP<2:0>				U2EIP<2:0	>	—		U1EIP<2:0>		-	_	—	—	4440
IPC17	00C6	—	_	—			C	1TXIP<2:0	(1)	—		DMA7IP<2:0	>	-	DN	/A6IP<2:0	>	0444
INTTREG	00E0	—	_	—			ILR<	3:0>		—			VE	CNUM<6:0>				4444

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Interrupts disabled on devices without ECAN™ modules.

TABLE 4-10: UART2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE	0230	UARTEN	—	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	L<1:0>	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG	0234	_	_	_	_	_	_	_	UTX8			U	ART Transm	nit Register				XXXX
U2RXREG	0236	_	_	_	_	_	_	_	URX8			U	ART Receiv	e Register				0000
U2BRG	0238							Bau	d Rate Ger	erator Presc	aler							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-11: SPI1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	_	SPISIDL	—	—	—	_	_	—	SPIROV	—	_	—	—	SPITBF	SPIRBF	0000
SPI1CON1	0242	—	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	—	—	—	-	-	—	_	—		_	—	FRMDLY	_	0000
SPI1BUF	0248							SPI1 Trans	mit and Red	ceive Buffer	Register							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-12: SPI2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI2STAT	0260	SPIEN	—	SPISIDL	_	—	—		—	—	SPIROV	—	_	—		SPITBF	SPIRBF	0000
SPI2CON1	0262	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>	0000
SPI2CON2	0264	FRMEN	SPIFSD	FRMPOL	_	_	_	-	—	—	_	—	_	_	—	FRMDLY	—	0000
SPI2BUF	0268							SPI2 Trans	smit and Re	ceive Buffer	Register							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

6.2 Reset Control Registers

U-0 R/W-0 R/W-0 R/W-0 U-0 U-0 R/W-0 U-0 TRAPR **IOPUWR** CM VREGS bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-1 R/W-0 R/W-0 R/W-0 R/W-1 SWDTEN⁽²⁾ EXTR SWR WDTO SLEEP IDLE BOR POR bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 TRAPR: Trap Reset Flag bit 1 = A Trap Conflict Reset has occurred 0 = A Trap Conflict Reset has not occurred IOPUWR: Illegal Opcode or Uninitialized W Access Reset Flag bit bit 14 1 = An illegal opcode detection, an illegal address mode or uninitialized W register used as an Address Pointer caused a Reset 0 = An illegal opcode or uninitialized W Reset has not occurred Unimplemented: Read as '0' bit 13-10 bit 9 **CM:** Configuration Mismatch Flag bit 1 = A configuration mismatch Reset has occurred. 0 = A configuration mismatch Reset has NOT occurred bit 8 VREGS: Voltage Regulator Standby During Sleep bit 1 = Voltage regulator is active during Sleep 0 = Voltage regulator goes into Standby mode during Sleep bit 7 EXTR: External Reset (MCLR) Pin bit 1 = A Master Clear (pin) Reset has occurred 0 = A Master Clear (pin) Reset has not occurred bit 6 SWR: Software Reset (Instruction) Flag bit 1 = A RESET instruction has been executed 0 = A RESET instruction has not been executed bit 5 SWDTEN: Software Enable/Disable of WDT bit⁽²⁾ 1 = WDT is enabled 0 = WDT is disabled bit 4 WDTO: Watchdog Timer Time-out Flag bit 1 = WDT time-out has occurred 0 = WDT time-out has not occurred bit 3 **SLEEP:** Wake-up from Sleep Flag bit 1 = Device has been in Sleep mode 0 = Device has not been in Sleep mode bit 2 IDLE: Wake-up from Idle Flag bit 1 = Device was in Idle mode 0 = Device was not in Idle mode Note 1: All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾

Note 1: All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.

2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

	U-0	U-0	U-0	U-0	U-0	U-0	U-0
R/W-0	0-0	0-0	0-0	0-0	0-0		0-0
NSTDIS	—	_	—	—	—	—	
bit 15							bit
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
_	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	
bit 7		1		II			bit
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkno	wn
bit 14-7 bit 6 bit 5 bit 4	 0 = Interrupt r Unimplemen DIV0ERR: Ari 1 = Math erro 0 = Math erro DMACERR: I 1 = DMA cont 0 = DMA cont 	nesting is disab nesting is enab ted: Read as '(ithmetic Error S r trap was caus r trap was not o DMA Controller troller error trap troller error trap withmetic Error	ed Status bit sed by a divide caused by a di Error Status b has occurred has not occu	ivide by zero bit			
	1 = Math erro						
bit 3	ADDRERR: A	r trap has not c Address Error T error trap has o	occurred Trap Status bit ccurred				
bit 3 bit 2	ADDRERR: A 1 = Address e 0 = Address e STKERR: Sta 1 = Stack error	r trap has not c Address Error T	occurred irap Status bit ccurred ot occurred Status bit urred				
	ADDRERR: A 1 = Address e 0 = Address e STKERR: Sta 1 = Stack error 0 = Stack error OSCFAIL: Os 1 = Oscillator	r trap has not c Address Error T error trap has o error trap has n ack Error Trap S or trap has occu	occurred irap Status bit ccurred ot occurred Status bit urred occurred Trap Status bis occurred				

... - - - -

REGISTER 7-24: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_	—	—		—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	—	—		DMA3IP<2:0>	
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable I	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-3 Unimplemented: Read as '0'

bit 2-0 DMA3IP<2:0>: DMA Channel 3 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)

٠

001 = Interrupt is priority 1

000 = Interrupt source is disabled

REGISTER 8-3: DMAXSTA: DMA CHANNEL x RAM START ADDRESS REGISTER A⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<7:0>			
bit 7							bit 0
Γ							
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
							nown

bit 15-0 STA<15:0>: Primary DMA RAM Start Address bits (source or destination)

Note 1: A read of this address register returns the current contents of the DMA RAM Address register, not the contents written to STA<15:0>. If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-4: DMAxSTB: DMA CHANNEL x RAM START ADDRESS REGISTER B⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STE	8<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ST	3<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 STB<15:0>: Secondary DMA RAM Start Address bits (source or destination)

Note 1: A read of this address register returns the current contents of the DMA RAM Address register, not the contents written to STB<15:0>. If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-9: DSADR: MOST RECENT DMA RAM ADDRESS

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAD	R<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAD)R<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable b	it	U = Unimplemer	ited bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleare	d	x = Bit is unkr	nown

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits

9.3 Oscillator Control Registers

	COSC<2:0>				$\lambda = 2$	
					NOSC<2:0> ⁽²⁾	
						bit 8
R/W-0	R-0	U-0	R/C-0	U-0	R/W-0	R/W-0
IOLOCK	LOCK		CF		LPOSCEN	OSWEN
						bit 0
	y = Value set f	rom Configur	ation bits on P	OR	C =	Clear only bit
le bit	W = Writable I	oit	U = Unimpler	nented bit, rea	d as '0'	-
POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
Unimplomont	od: Pead as '	,,				
-			hits (read only	`		
			-)		
	· ·	,				
101 = Low-Po	wer RC oscilla	tor (LPRC)				
			IFLL			
			e-by-N and PL	L (FRCDIVN +	PLL)	
000 = Fast R0	C oscillator (FR	C)				
•						
			e-by-16			
			PLL			
			e-by-N and Pl		PLL)	
			C-by-IN and I L		1)	
CLKLOCK: C	lock Lock Enal	ole bit				
					C<7:6>) = 0b01)	<u>)</u>
						_
	-	-	OCK SOURCE Car	n be moaified b	y clock switching]
			to peripheral pi	n select registe	ers not allowed	
LOCK: PLL L	ock Status bit (read-only)				
			•			
			up timer is in p	progress or PLI	is disabled	
Unimplement	ed: Read as ')'				
	k switches in e	ither direction	n. In these insta	ances, the app		
	e bit POR Unimplement COSC<2:0>: 111 = Fast RC 110 = Fast RC 101 = Low-Po 100 = Second 011 = Primary 010 = Primary 010 = Fast RC Unimplement NOSC<2:0>: 111 = Fast RC 101 = Low-Po 100 = Second 011 = Primary 010 = Fast RC 101 = Low-Po 100 = Second 011 = Primary 010 = Fast RC 000 = Fast RC 1 = Clock switch 1 = Clock switch 1 = Peripheria 0 = Peripheria 0 = Peripheria 1 = Indicates 0 = Indicates Unimplement /rites to this regist the "dsPIC33F/P	y = Value set f e bit W = Writable f POR '1' = Bit is set Unimplemented: Read as '0 COSC<2:0>: Current Oscillat 111 = Fast RC oscillator (FR 110 = Fast RC oscillator (FR 101 = Low-Power RC oscillat 100 = Secondary oscillator (XT, 011 = Primary oscillator (XT, 010 = Primary oscillator (KT, 010 = Fast RC Oscillator (FR 000 = Fast RC Oscillator (FR Unimplemented: Read as '0 NOSC<2:0>: New Oscillator 111 = Fast RC oscillator (FR 110 = Fast RC oscillator (FR 101 = Low-Power RC oscillator 111 = Fast RC oscillator (FR 101 = Low-Power RC oscillator 111 = Fast RC oscillator (FR 101 = Low-Power RC oscillator (ST, 011 = Primary oscillator (XT, 010 = Primary oscillator (XT, 011 = Primary oscillator (KT, 011 = Fast RC Oscillator (FR 100 = Fast RC Oscillator (FR 100 = Fast RC Oscillator (FR 101 = Low-Power RC oscillator (FR 101 = Low-Power RC oscillator (FR 101 = Low-Power RC oscillator (FR 101 = Cock switching is enabled 100 = Fast RC Oscillator (FR 000 = Fast RC oscillat	y = Value set from Configur e bit W = Writable bit POR '1' = Bit is set Unimplemented: Read as '0' COSC<2:0>: Current Oscillator Selection 111 = Fast RC oscillator (FRC) with Divide 100 = Fast RC oscillator (FRC) with Divide 101 = Low-Power RC oscillator (LPRC) 100 = Secondary oscillator (Sosc) 011 = Primary oscillator (XT, HS, EC) with 010 = Primary oscillator (KT, HS, EC) 001 = Fast RC Oscillator (FRC) with divide 000 = Fast RC oscillator (FRC) Unimplemented: Read as '0' NOSC<2:0>: New Oscillator Selection bits 111 = Fast RC oscillator (FRC) with Divide 100 = Fast RC oscillator (FRC) with Divide 101 = Low-Power RC oscillator (LPRC) 100 = Secondary oscillator (Sosc) 011 = Primary oscillator (Sosc) 011 = Primary oscillator (XT, HS, EC) with 010 = Primary oscillator (XT, HS, EC) 001 = Fast RC Oscillator (KT, HS, EC) 001 = Fast RC Oscillator (FRC) with divide 000 = Fast RC oscillator (FRC) with divide 000 = Fast RC oscillator (FRC) 100 = Secondary oscillator (KT, HS, EC) 001 = Fast RC Oscillator (FRC) 001 = Fast RC oscillator (FRC) 01 = Indicates that PLL is in lock, or PLL si 0 = Clock switching is enabled, system cl 0 = Clock: PLL Lock Status bit (read-only) 1 = Indicates that PLL is out of lock, start- Unimplemented: Read as '0' //ites to this register require an unlock sequent the "dsPIC33F/PIC24H Family Reference Ma irect clock switches between any primary osci	y = Value set from Configuration bits on P e bit W = Writable bit U = Unimpler POR '1' = Bit is set '0' = Bit is cle Unimplemented: Read as '0' COSC<2:0>: Current Oscillator Selection bits (read-only 111 = Fast RC oscillator (FRC) with Divide-by-n 110 = Fast RC oscillator (FRC) with Divide-by-16 101 = Low-Power RC oscillator (LPRC) 100 = Secondary oscillator (Sosc) 011 = Primary oscillator (XT, HS, EC) with PLL 010 = Primary oscillator (KT, HS, EC) 011 = Primary oscillator (FRC) with divide-by-N and PL 010 = Fast RC oscillator (FRC) with divide-by-N and PL 010 = Fast RC oscillator (FRC) with Divide-by-N and PL 010 = Fast RC oscillator (FRC) with Divide-by-N 110 = Fast RC oscillator (Sosc) 011 = Primary oscillator (XT, HS, EC) with PLL 010 = Primary oscillator (XT, HS, EC) 011 = Fast RC Oscillator (FRC) 011 = Fast RC oscillator (FRC) 012 = Fast RC oscillator (FRC) 013 = Fast RC oscillator (FRC) 014 = Primerial pin select is locked, write to peripheral PL 015 = Clock switching is enabled and FSCM is disabled, FCK 1 = Clock switching is enabled and FSCM is disabled, FCK 1 = Clock switching is enabled, system clock source car IOLOCK: Peripheral Pin Select Lock bit 1 = Peripherial pin select is locked, write to peripheral pin 0 = Peripherial pin select is locked, write to peripheral pin 0 = Peripherial pin select is not locked, start-up timer is in p Unimplemented: Read as '0' //ites to this register r	y = Value set from Configuration bits on POR e bit W = Writable bit U = Unimplemented bit, read ;POR '1' = Bit is set '0' = Bit is cleared Unimplemented: Read as '0' COSC<2:0>: Current Oscillator Selection bits (read-only) 111 = Fast RC oscillator (FRC) with Divide-by-n 110 = Fast RC oscillator (FRC) with Divide-by-16 101 = Low-Power RC oscillator (LPRC) 100 = Secondary oscillator (SOSC) 011 = Primary oscillator (XT, HS, EC) 001 = Fast RC oscillator (FRC) with divide-by-N and PLL (FRCDIVN + 000 = Fast RC oscillator (FRC) with divide-by-N and PLL (FRCDIVN + 000 = Fast RC oscillator (FRC) with divide-by-N 110 = Fast RC oscillator (FRC) with Divide-by-16 101 = Low-Power RC oscillator (LPRC) 100 = Secondary oscillator (SOSC) 011 = Primary oscillator (SOSC) 011 = Primary oscillator (FRC) with Divide-by-N 100 = Fast RC oscillator (FRC) with divide-by-N and PLL (FRCDIVN + 000 = Fast RC oscillator (FRC) with divide-by-N and PLL (FRCDIVN + 000 = Fast RC oscillator (FRC) with divide-by-N and PLL (FRCDIVN + 000 = Fast RC oscillator (FRC) 011 = Primary oscillator (FRC) 012 = Clock switching is disabled and FSCM is disabled, FCKSM<1:0>(FOS 1 = Clock switching is disabled, system clock source is locked 0 = Clock switching is disabled, system clock source can be modified b IOLOCK: Peripheral Pin Select Lock bit 1 = Peripherial pin select is locked, write to peripheral pin select register 0 = Peripherial pin select is locked, write to peripheral pin select register 0 = Peripherial pin select is locked, write to peripheral pin select register 0 = Indicates that PLL is in lock, or PLL start-up timer is satisfied 0 = Indicates that PLL is out of lock, start-up timer is no progress or PLI Unimplemented: Read as '0' /rites to this register require an unlock sequence. Refer to Section 39. "Os the "dsPIC33F/PIC24H Family Reference Manual" (avail	y = Value set from Configuration bits on POR C = e bit W = Writable bit U = Unimplemented bit, read as '0' POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkn Unimplemented: Read as '0' COSC<2:0:: Current Oscillator Selection bits (read-only) 111 = Fast RC oscillator (FRC) with Divide-by-n 110 = Fast RC oscillator (FRC) with Divide-by-n 110 = Fast RC oscillator (FRC) with Divide-by-16 100 = Secondary oscillator (Sosc) 011 = Primary oscillator (XT, HS, EC) with PLL 010 = Primary oscillator (KT, HS, EC) 001 = Fast RC oscillator (FRC) with divide-by-N and PLL (FRCDIVN + PLL) 000 = Fast RC oscillator (FRC) Unimplemented: Read as '0' NOSC<2:0>: New Oscillator Selection bits ⁽²⁾ 111 = Fast RC oscillator (FRC) with Divide-by-n 110 = Fast RC oscillator (FRC) with Divide-by-n 110 = Fast RC oscillator (Sosc) 011 = Primary oscillator (XT, HS, EC) with PLL 010 = Secondary oscillator (Sosc) 011 = Primary oscillator (KT, HS, EC) with PLL 010 = Fast RC oscillator (FRC) with Divide-by-N and PLL (FRCDIVN + PLL) 000 = Fast RC oscillator (FRC) with Divide-by-N and PLL (FRCDIVN + PLL) 000 = Fast RC oscillator (FRC) 011 = Finary oscillator (Sosc) 011 = Primary oscillator (Sosc) 011 = Primary oscillator (Sosc) 011 = Primary oscillator (FRC) with divide-by-N and PLL (FRCDIVN + PLL) 000 = Fast RC oscillator (FRC) CLKLOCK: Clock Lock Enable bit If clock switching is disabled, system clock source can be modified by clock switching I = Clock switching is enabled, system clock source can be modified by clock switching I = Peripherial pin select is not locked, write to peripheral pin select registers not allowed 0 = Peripherial pin select is locked, write to peripheral pin select registers allowed 0 = Peripherial pin select is not locked, write to peripheral pin select registers allowed 0 = Peripherial pin select is not locked, write to peripheral pin select registers allowed

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER^(1,3)

10.2.2 IDLE MODE

The following occur in Idle mode:

- The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2 to 4 cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

10.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this cannot be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the ECAN module has been configured for 500 kbps based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the ECAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

10.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific PIC MCU variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

11.0 **I/O PORTS**

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304. PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 of families devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet. refer to Section 10. "I/O Ports" (DS70193) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKI) are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports

Generally a parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.

When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device is disabled. This means the corresponding LATx and TRISx registers and the port pin are read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.




FIGURE 11-1: **BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE**

11.6 Peripheral Pin Select

Peripheral pin select configuration enables peripheral set selection and placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, programmers can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The peripheral pin select configuration feature operates over a fixed subset of digital I/O pins. Programmers can independently map the input and/or output of most digital peripherals to any one of these I/O pins. Peripheral pin select is performed in software, and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping, once it has been established.

11.6.1 AVAILABLE PINS

The peripheral pin select feature is used with a range of up to 26 pins. The number of available pins depends on the particular device and its pin count. Pins that support the peripheral pin select feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable pin number.

11.6.2 CONTROLLING PERIPHERAL PIN SELECT

Peripheral pin select features are controlled through two sets of special function registers: one to map peripheral inputs, and another one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

11.6.2.1 Input Mapping

The inputs of the peripheral pin select options are mapped on the basis of the peripheral. A control register associated with a peripheral dictates the pin it is mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-1 through Register 11-14). Each register contains sets of 5-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 5-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of peripheral pin selections supported by the device.

Figure 11-2 illustrates remappable pin selection for U1RX input.





FIGURE 11-2: REMAPPABLE MUX INPUT FOR U1RX



15.3 Output Compare Control Registers

REGISTER 15-1: OCxCON: OUTPUT COMPAREX CONTROL REGISTER (x = 1, 2, 3 OR 4)

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_	—	OCSIDL					_
bit 15							bit 8
U-0	U-0	U-0	R-0 HC	R/W-0	R/W-0	R/W-0	R/W-0
0-0	0-0	0-0	OCFLT	OCTSEL	R/W-0	OCM<2:0>	R/W-U
bit 7			OOLEI	OUTOLL		001112.02	bit 0
Legend:		HC = Cleared in	n Hardware	HS = Set in H	lardware		
R = Readab	le bit	W = Writable bi	t	U = Unimpler	mented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-14	Unimplemer	nted: Read as '0	,				
bit 13	OCSIDL: Sto	p Output Compa	ire in Idle Mod	e Control bit			
		ompare x halts ir					
	•	ompare x continu	•	in CPU Idle m	ode		
bit 12-5	Unimplemer	nted: Read as '0	,				
bit 4		A Fault Condition					
		ult condition has Fault condition l	•	ared in hardwar	e only)		
	• • • • • • • • • • • • • • • • • • • •	ily used when O		1)			
bit 3		utput Compare Ti		•			
		the clock source					
	0 = Timer2 is	the clock source	e for Compare	х			
bit 2-0		Output Compare					
		mode on OCx, F					
		mode on OCx, F ze OCx pin low, g				vin	
		ze OCx pin low, g ze OCx pin low, g					
		are event toggles					
		ze OCx pin high,					
		ze OCx pin low, o t compare chann		t forces OCx pi	n high		

16.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features PIC24HJ32GP302/304, of the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 18. "Serial Peripheral Interface (SPI)" (DS70206) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, analog-to-digital converters, etc. The SPI module is compatible with Motorola[®] SPI and SIOP.

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates status conditions.

The serial interface consists of 4 pins:

- · SDIx (serial data input)
- SDOx (serial data output)
- <u>SCKx</u> (shift clock input or output)
- SSx (active-low slave select)

In Master mode operation, SCK is a clock output. In Slave mode, it is a clock input.




FIGURE 16-1: SPI MODULE BLOCK DIAGRAM

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN ⁽³⁾	CKP	MSTEN		SPRE<2:0>(2	2)	PPRE-	<1:0> ⁽²⁾
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-13	Unimpleme	nted: Read as	0'				
oit 12		sable SCKx pin					
		SPI clock is disa		tions as I/O			
-:- 11		SPI clock is ena					
bit 11		sable SDOx pin n is not used by		unctions as I/O)		
		n is controlled b			, ,		
bit 10	MODE16: W	/ord/Byte Comn	nunication Sele	ect bit			
		nication is word					
		nication is byte-					
bit 9		Data Input Sam	ole Phase bit				
	$\frac{\text{Master mode}}{1 = \text{Input dat}}$	<u>e:</u> ta sampled at e	nd of data outr	out time			
		ta sampled at m					
	Slave mode:			-			
		e cleared when		n Slave mode.			
bit 8		Clock Edge Sele		<i>.</i>			
					clock state to Idl ock state to activ		
bit 7		e Select Enable					
		used for Slave	•				
		not used by mo		rolled by port fu	unction		
bit 6	CKP: Clock	Polarity Select	bit				
		e for clock is a h					
		e for clock is a l		e state is a higł	n level		
	MSTEN: Ma	ster Mode Enal	ole bit				
bit 5	1 = Master n						

(FRMEN = 1).

- 2: Do not set both Primary and Secondary prescalers to a value of 1:1.
- 3: This bit must be cleared when FRMEN = 1.

R-0 HSC	R-0 HSC	U-0	U-0	U-0	R/C-0 HS	R-0 HSC	R-0 HSC
ACKSTAT	TRSTAT	—	_	_	BCL	GCSTAT	ADD10
bit 15							bit 8
R/C-0 HS	R/C-0 HS	R-0 HSC	R/C-0 HSC	R/C-0 HSC	R-0 HSC	R-0 HSC	R-0 HSC
IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF
bit 7							bit
Legend:		U = Unimpler	nented bit, rea	ad as '0'		C = Clear only	/ bit
R = Readable	bit	W = Writable	bit	HS = Set in h	ardware	HSC = Hardwa	are set/cleare
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15	1 = NACK rec 0 = ACK rece Hardware set	ng as I ² C™ m eived from slav ived from slav or clear at end	aster, applical ve e d of slave Ack	nowledge.	ransmit operati		
bit 14	1 = Master tra 0 = Master tra	ansmit is in pro ansmit is not in	gress (8 bits - progress	+ ACK)		e to master trans and of slave Ack	
bit 13-11	Unimplemen	ted: Read as '	0'				
bit 10	BCL: Master 1 = A bus coll 0 = No collision Hardware set	ision has beer on	detected dur	ing a master o	peration		
bit 9	0 = General c	all address wa all address wa	is received is not received		ss. Hardware o	clear at Stop det	ection.
bit 8	0 = 10-bit add	lress was mate Iress was not i	ched matched	ched 10-bit ad	dress. Hardwa	re clear at Stop	detection.
bit 7	0 = No collisio	ot to write the I	2CxTRN regis		ause the I ² C mo		
bit 6	12COV: Recei 1 = A byte wa 0 = No overflo	ive Overflow F is received wh	lag bit ile the I2CxR0	CV register is s	till holding the	previous byte	
bit 5	D_A: Data/Ad 1 = Indicates 0 = Indicates	ldress bit (whe that the last by that the last by	n operating a /te received w /te received w	s I ² C slave) ⁄as data ⁄as device add			
bit 4	P: Stop bit	that a Stop bit as not detecte	has been det d last	ected last			

18.3 UART Control Registers

REGISTER 18-1: UxMODE: UARTx MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
UARTEN ⁽¹⁾	—	USIDL	IREN ⁽²⁾	RTSMD	—	UEN	<1:0>
bit 15							bit 8

R/W-0 HC	R/W-0	R/W-0 HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL	<1:0>	STSEL
bit 7							bit 0

Legend:	HC = Hardware cleared		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	UARTEN: UARTx Enable bit ⁽¹⁾
	1 = UARTx is enabled; all UARTx pins are controlled by UARTx as defined by UEN<1:0>
	0 = UARTx is disabled; all UARTx pins are controlled by port latches; UARTx power consumption
h:+ 4 4	minimal Unimplemented: Deed es (s)
bit 14	Unimplemented: Read as '0'
bit 13	USIDL: Stop in Idle Mode bit
	 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode
bit 12	IREN: IrDA [®] Encoder and Decoder Enable bit ⁽²⁾
	1 = IrDA encoder and decoder enabled
	0 = IrDA encoder and decoder disabled
bit 11	RTSMD: Mode Selection for UxRTS Pin bit
	1 = UxRTS pin in Simplex mode
	0 = UxRTS pin in Flow Control mode
bit 10	Unimplemented: Read as '0'
bit 9-8	UEN<1:0>: UARTx Enable bits
	11 = UxTX, UxRX and BCLK pins are enabled and used; UxCTS pin controlled by port latches
	10 = UxTX, UxRX, UxCTS and UxRTS pins are enabled and used 01 = UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin controlled by port latches
	00 = UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/BCLK pins controlled by
	port latches
bit 7	WAKE: Wake-up on Start bit Detect During Sleep Mode Enable bit
	1 = UARTx continues to sample the UxRX pin; interrupt generated on falling edge; bit cleared
	in hardware on following rising edge
1.11.0	0 = No wake-up enabled
bit 6	LPBACK: UARTx Loopback Mode Select bit
	 1 = Enable Loopback mode 0 = Loopback mode is disabled
bit 5	ABAUD: Auto-Baud Enable bit
	1 = Enable baud rate measurement on the next character – requires reception of a Sync field (55h)
	before other data; cleared in hardware upon completion
	0 = Baud rate measurement disabled or completed
Note 1:	Refer to Section 17. "UART" (DS70232) in the "dsPIC33F/PIC24H Family Reference Manual" for
	information on enabling the UART module for receive or transmit operation.

2: This feature is only available for the 16x BRG mode (BRGH = 0).

BUFFER 19-5: ECAN™ MESSAGE BUFFER WORD 4

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
TOTT X	TOT A	I U U X		te 3			1017 /
1.1.45			By				1.1.0
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			By	te 2			
bit 7							bit 0
Legend:							
R = Readable I	oit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-8 Byte 3<15:8>: ECAN™ Message Byte 3

bit 7-0 Byte 2<7:0>: ECAN Message Byte 2

BUFFER 19-6: ECAN™ MESSAGE BUFFER WORD 5

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Byt	ie 5			
bit 15							bit 8

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	te 4			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable bit	t	U = Unimplem	nented bit, read	d as '0'	
-n = Value at Po	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknow	'n

bit 15-8 Byte 5<15:8>: ECAN™ Message Byte 5

bit 7-0 Byte 4<7:0>: ECAN Message Byte 4

IADL	E 26-2:	INSTRU	JCTION SET OVER				
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call subroutine	2	2	None
		CALL	Wn	Call indirect subroutine	1	2	None
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	COM	f	f = f	1	1	N,Z
		СОМ	f,WREG	WREG = f	1	1	N.Z
		СОМ	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
	01	CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CPO	CPO	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
10	010	CPO	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
20	0110	CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,Ws	Compare Wb with Ws, with Borrow $(Wb - Ws - \overline{C})$	1	1	C,DC,N,OV,Z
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None
25	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = f – 2	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
30	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
31	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
32	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
33	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
34	GOTO	GOTO	Expr	Go to address	2	2	None
		GOTO	Wn	Go to indirect	1	2	None

TABLE 26-2: INSTRUCTION SET OVERVIEW (CONTINUED)

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

UxSTA (UARTx Status and Control)	197
Reset	
Illegal Opcode	59, 67
Trap Conflict	66, 67
Uninitialized W Register	59, 67
Reset Sequence	69
Resets	59

S

Serial Peripheral Interface (SPI)	
Software Reset Instruction (SWR)	
Software Simulator (MPLAB SIM)	
Software Stack Pointer, Frame Pointer	
CALLL Stack Frame	
Special Features of the CPU	
SPI Module	
SPI1 Register Map	
Symbols Used in Opcode Descriptions	
System Control	
Register Map	

Т

Temperature and Voltage Specifications	
AC	
Timer1161	
Timer2/3165	
Timing Characteristics	
CLKO and I/O	
Timing Diagrams	
10-bit A/D Conversion (CHPS<1:0> = 01,	
SIMSAM = 0, ASAM = 0,	
SSRC<2:0> = 000)	
10-bit A/D Conversion (CHPS<1:0> = 01,	
SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111,	
SAMC<4:0> = 00001)	
10-bit A/D Conversion (CHPS<1:0> = 01, SIMSAM = 0,	
ASAM = 1, SSRC<2:0> = 111,	
SAMC<4:0> = 00001)	
12-bit A/D Conversion	
(ASAM = 0, SSRC<2:0> = 000)	
Brown-out Situations66	
ECAN I/O	
External Clock	
I2Cx Bus Data (Master Mode) 328	
I2Cx Bus Data (Slave Mode)	
I2Cx Bus Start/Stop Bits (Master Mode) 328	
I2Cx Bus Start/Stop Bits (Slave Mode)	

Input Capture (CAPx)	. 314
OC/PWM	. 315
Output Compare (OCx)	
Reset, Watchdog Timer, Oscillator Start-up Timer	
and Power-up Timer	. 310
Timer1, 2 and 3 External Clock	. 312
Timing Requirements	
ADC Conversion (10-bit mode)	. 353
ADC Conversion (12-bit Mode)	. 353
CLKO and I/O	. 309
External Clock	. 307
Input Capture	. 314
SPIx Master Mode (CKE = 0)	
SPIx Module Master Mode (CKE = 1)	. 349
SPIx Module Slave Mode (CKE = 0)	. 350
SPIx Module Slave Mode (CKE = 1)	. 350
Timing Specifications	
10-bit A/D Conversion Requirements	. 339
12-bit A/D Conversion Requirements	. 337
CAN I/O Requirements	. 332
I2Cx Bus Data Requirements (Master Mode)	. 329
I2Cx Bus Data Requirements (Slave Mode)	
Output Compare Requirements	. 314
PLL Clock 308	, 348
Reset, Watchdog Timer,	
Oscillator Start-up Timer, Power-up Timer	
and Brown-out Reset Requirements	
Simple OC/PWM Mode Requirements	
Timer1 External Clock Requirements	
Timer2 External Clock Requirements	
Timer3 External Clock Requirements	. 313
U	
UART Module	

UART1 Register Map	34, 35
Universal Asynchronous Receiver Transmitter (UART)	193
Using the RCON Status Bits	67

V

Voltage Regulator	(On-Chip)		27	7
-------------------	-----------	--	----	---

W

Watchdog Time-out Reset (WDTR)	
Watchdog Timer (WDT)	273, 278
Programming Considerations	278
WWW Address	387
WWW, On-Line Support	
www, On-Line Support	