

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	21
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 10x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj64gp202t-i-mm

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.0 MEMORY ORGANIZATION

Note:	This data sheet summarizes the features
	of the PIC24HJ32GP302/304,
	PIC24HJ64GPX02/X04 and
	PIC24HJ128GPX02/X04 families of
	devices. It is not intended to be a compre-
	hensive reference source. To complement
	the information in this data sheet, refer to
	Section 4. "Program Memory"
	(DS70203) of the "dsPIC33F/PIC24H
	Family Reference Manual", which is avail-
	able from the Microchip web site
	(www.microchip.com).

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.

4.1 Program Address Space

The program address memory space of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in Section 4.6 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

The memory map for the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices is shown in Figure 4-1.



	PIC24HJ32GP302/304	PIC24HJ64GPX02/X04	PIC24HJ128GPX02/X04
4	GOTO Instruction	GOTO Instruction	GOTO Instruction 0x000000 Reset Address 0x000002
	Reset Address	Reset Address	0x000004
	Interrupt Vector Table	Interrupt Vector Table	Interrupt Vector Table 0x0000FE
	Reserved	Reserved	<u>Reserved</u> 0x000100 0x000104
	Alternate Vector Table	Alternate Vector Table	Alternate vector rable 0x0001FE
2000	User Program Flash Memory (11264 instructions)	User Program Flash Memory	0x000200 0x0057FE 0x0057FE 0x005800
	Unimplemented		User Program Flash Memory (44032 instructions)
	(Read '0's)	Unimplemented	0x0157FE
		(Read '0's)	0x015800
			Unimplemented (Read '0's) 0x7FFFE
	Reserved	Reserved	0x800000 Reserved
	Device Configuration Registers	Device Configuration Registers	Device Configuration 0xF7FFE Device Configuration 0xF80000 Registers 0xF80017
	Reserved	Reserved	Care Control C
0			DEVID (2)
	Reserved	Reserved	0xFF0002 Reserved 0xFFFFE

TABLE	4-4:	INTER		ONTRO	LLER R	EGISTER	R MAP											
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	—	—	_		_	—	_	_	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	-	0000
INTCON2	0082	ALTIVT	DISI			_		_	_	_	_			_	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INT0IF	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	IC8IF	IC7IF	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	0088	_	DMA4IF	PMPIF	_	_	_	_	_	_	_	_	DMA3IF	C1IF ⁽¹⁾	C1RXIF ⁽¹⁾	SPI2IF	SPI2EIF	0000
IFS3	008A	_	RTCIF	DMA5IF	_	_	_	—	_	_	—	_	_	—	_	_	_	0000
IFS4	008C	_	_	_	_	—	_	—	—	_	C1TXIF ⁽¹⁾	DMA7IF	DMA6IF	CRCIF	U2EIF	U1EIF	_	0000
IEC0	0094	_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	IC8IE	IC7IE	_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	0098	_	DMA4IE	PMPIE	_	_	_	_	_	_	_	_	DMA3IE	C1IE ⁽¹⁾	C1RXIE ⁽¹⁾	SPI2IE	SPI2EIE	0000
IEC3	009A	_	RTCIE	DMA5IE	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
IEC4	009C	_	_	_	_	_	_	_	_	_	C1TXIE ⁽¹⁾	DMA7IE	DMA6IE	CRCIE	U2EIE	U1EIE	_	0000
IPC0	00A4	_		T1IP<2:0>		_	(OC1IP<2:0	>	_		IC1IP<2:0>		_	IN	IT0IP<2:0>		4444
IPC1	00A6	—		T2IP<2:0>			(OC2IP<2:0	>	—		IC2IP<2:0>		—	DN	/A0IP<2:0	>	4444
IPC2	00A8	_	U	1RXIP<2:0	>	_	Ş	SPI1IP<2:0	>	_	:	SPI1EIP<2:0	>	_	٦	[31P<2:0>		4444
IPC3	00AA	_	_	_	_	_	D	MA1IP<2:)>	_		AD1IP<2:0>		_	U	1TXIP<2:0>	>	0444
IPC4	00AC	_	(CNIP<2:0>		_		CMIP<2:0	`	_	I	MI2C1IP<2:0	>	_	SI	2C1IP<2:0	>	4444
IPC5	00AE	_	I	C8IP<2:0>		_		IC7IP<2:0	`	_	_	_	_	_	IN	IT1IP<2:0>		4404
IPC6	00B0	—		T4IP<2:0>			(OC4IP<2:0	>	—		OC3IP<2:0>		—	DN	/A2IP<2:0	>	4444
IPC7	00B2	—	U	2TXIP<2:0>	>		L	J2RXIP<2:()>	—		INT2IP<2:0>	•	—	٦	[5IP<2:0>		4444
IPC8	00B4	—	С	1IP<2:0>(1))		C,	1RXIP<2:0	_{>} (1)	—		SPI2IP<2:0>	•	—	SF	PI2EIP<2:0	>	4444
IPC9	00B6	—	—				—	—		—	—			—	DN	/A3IP<2:0	>	0004
IPC11	00BA	—	—				D	MA4IP<2:)>	—		PMPIP<2:0>	•	—	—	—	_	0440
IPC15	00C2	—	_	—				RTCIP<2:0	>	—		DMA5IP<2:0	>	-	_	_	—	0440
IPC16	00C4	—	С	RCIP<2:0>				U2EIP<2:0	>	—		U1EIP<2:0>		-	_	—	—	4440
IPC17	00C6	—	_	—			C	1TXIP<2:0	(1)	—		DMA7IP<2:0	>	-	DN	/A6IP<2:0	>	0444
INTTREG	00E0	—	_	—			ILR<	3:0>		—			VEC	CNUM<6:0>				4444

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Interrupts disabled on devices without ECAN™ modules.

TABLE 4-7: OUTPUT COMPARE REGISTER MAP

																		-
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1RS	0180							Ou	tput Compar	e 1 Seconda	ary Register							xxxx
OC1R	0182								Output Co	ompare 1 Re	gister							XXXX
OC1CON	0184	_	_	OCSIDL	_	_		_	—	_	_	_	OCFLT	OCTSEL		OCM<2:0>		0000
OC2RS	0186							Ou	tput Compar	e 2 Seconda	ary Register							XXXX
OC2R	0188								Output Co	ompare 2 Re	gister							XXXX
OC2CON	018A	_	_	OCSIDL	_	_		_	—	_	_	_	OCFLT	OCTSEL		OCM<2:0>		0000
OC3RS	018C							Ou	tput Compar	e 3 Seconda	ary Register							XXXX
OC3R	018E								Output Co	ompare 3 Re	gister							XXXX
OC3CON	0190	_	_	OCSIDL	_	_		_	—	_	_	_	OCFLT	OCTSEL		OCM<2:0>		0000
OC4RS	0192							Ou	tput Compar	e 4 Seconda	ary Register							XXXX
OC4R	0194								Output Co	ompare 4 Re	gister							XXXX
OC4CON	0196	_	_	OCSIDL	_	_	_	_	_	_	_	_	OCFLT	OCTSEL		OCM<2:0>		0000
l edend.	v = unk		o on Posot	= unim	lomontod	road as '0	' Posot va	luce are ch	own in hove	docimal				•	•			

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-8: I2C1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C1RCV	0200	_	_	-	_	_	-	-	_				Receive	Register				0000
I2C1TRN	0202	_	_	_	_	_	_	_	_				Transmit	Register				OOFF
I2C1BRG	0204	_	_	_	_	_	_	_				Baud Rat	e Generato	r Register				0000
I2C1CON	0206	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000
I2C1ADD	020A	_	_	_	_	_	_					Address	Register					0000
I2C1MSK	020C	_	_	_	_	_	-					Address Ma	isk Register					0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-9: UART1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	_	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEI	_<1:0>	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	-	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	_	_	_	_	_	—	_	UTX8			U	ART Transm	nit Register				XXXX
U1RXREG	0226	_	_	_	_	_	_	_	URX8			U	ART Receive	ed Register				0000
U1BRG	0228							Bau	d Rate Ger	erator Presc	aler							0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-13: ADC1 REGISTER MAP FOR PIC24HJ64GP202/502, PIC24HJ128GP202/502 AND PIC24HJ32GP302

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Da	ta Buffer 0								XXXX
AD1CON1	0320	ADON	_	ADSIDL	ADDMABM	—	AD12B	FOR	M<1:0>	;	SSRC<2:0>		—	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	V	'CFG<2:0	>	_	_	CSCNA	CHP	S<1:0>	BUFS	_		SMPI	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	_	_		S	AMC<4:0>						ADCS	<7:0>				0000
AD1CHS123	0326	_	_	_	_	_	CH123N	NB<1:0>	CH123SB	_	_	_	_	_	CH123N	VA<1:0>	CH123SA	0000
AD1CHS0	0328	CH0NB	_	_		C	H0SB<4:0	>		CH0NA	_	_		С	H0SA<4:0	>		0000
AD1PCFGL	032C	_	_	_	PCFG12	PCFG11	PCFG10	PCFG9	_	_	_	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330	—	_	—	CSS12	CSS11	CSS10	CSS9	—	—	_	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332	_			_	—	-		_		_	_		_	[DMABL<2:	0>	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-14: ADC1 REGISTER MAP FOR PIC24HJ64GP204/504, PIC24HJ128GP204/504 AND PIC24HJ32GP304

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Da	ata Buffer 0								xxxx
AD1CON1	0320	ADON	—	ADSIDL	ADDMABM	—	AD12B	FOR	M<1:0>	:	SSRC<2:0>		—	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	V	'CFG<2:0	>	_	_	CSCNA	CHP	S<1:0>	BUFS	_		SMP	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	_	_		S	AMC<4:0>						ADCS	<7:0>				0000
AD1CHS123	0326	_	_	_	_	_	CH123N	IB<1:0>	CH123SB	_	_	_	_	_	CH123	NA<1:0>	CH123SA	0000
AD1CHS0	0328	CH0NB	_	_		C	+0SB<4:0>	•		CH0NA	_	_		С	H0SA<4:0	>		0000
AD1PCFGL	032C	_	_	_	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330	_	_	_	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332	_		_	_		_	_	_	_	_	_		_	I	DMABL<2:	0>	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

5.6.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

Programmers can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to ⁽⁰⁰¹⁰⁾ to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
 - c) Write 0x55 to NVMKEY.
 - d) Write 0xAA to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 0x55 to NVMKEY.
 - c) Write 0xAA to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCON for block erase	operation
MOV #0x4042, W0	;
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERAS	SED
MOV #tblpage(PROG_ADI	DR), WO ;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_A	ADDR), W0 ; Initialize in-page EA[15:0] pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	;
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted
NOP	; COMMANA IS ASSETTED

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0							
	DMA4IF	PMPIF												
 bit 15	DWAHI						bit							
bit 10							Dit							
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0							
_	_	_	DMA3IF	C1IF ⁽¹⁾	C1RXIF ⁽¹⁾	SPI2IF	SPI2EIF							
bit 7							bit							
Legend:														
R = Readab	ole bit	W = Writable	bit	•	mented bit, read	as '0'								
-n = Value a	It POR	'1' = Bit is set '0' = Bit is cleared x = Bit is unknown												
		anted: Bood on 'o'												
bit 15	•	ented: Read as '0'												
bit 14		MA Channel 4 Data Transfer Complete Interrupt Flag Status bit												
		rupt request has occurred												
	0 = Interrupt	request has no	ot occurred											
bit 13	PMPIF: Para	llel Master Por	t Interrupt Flag	Status bit										
							Parallel Master Port Interrupt Flag Status bit							
		Interrupt request has occurred Interrupt request has not occurred												
	0 = Interrupt	request has no	ot occurred											
bit 12-5		request has no ited: Read as												
bit 12-5 bit 4	Unimplemen	ted: Read as	·0'	omplete Interr	upt Flag Status	bit								
	Unimplemen DMA3IF: DM	ted: Read as	°0' Data Transfer C	omplete Interr	upt Flag Status	bit								
	Unimplemen DMA3IF: DM 1 = Interrupt	ited: Read as A Channel 3 D	o' 9ata Transfer C curred	omplete Interr	upt Flag Status	bit								
	Unimplemen DMA3IF: DM 1 = Interrupt 0 = Interrupt	nted: Read as A Channel 3 D request has oc request has no	o' 9ata Transfer C curred		upt Flag Status	bit								
bit 4	Unimplemen DMA3IF: DM 1 = Interrupt 0 = Interrupt C1IF: ECAN	nted: Read as A Channel 3 D request has oc request has no	o' Data Transfer C ccurred Nt occurred Pt Flag Status I		upt Flag Status	bit								
bit 4	Unimplemen DMA3IF: DM 1 = Interrupt 0 = Interrupt C1IF: ECAN 1 = Interrupt	nted: Read as A Channel 3 E request has oc request has no I Event Interru	o' Data Transfer C Ecurred Dit occurred Dit Flag Status I Ecurred		upt Flag Status	bit								
bit 4	Unimplemen DMA3IF: DM 1 = Interrupt 0 = Interrupt C1IF: ECAN 1 = Interrupt 0 = Interrupt	A Channel 3 E request has oc request has no request has no Event Interru request has oc request has no	o' Data Transfer C Ecurred Dit occurred Dit Flag Status I Ecurred	Dit ⁽¹⁾		bit								
bit 4 bit 3	Unimplemen DMA3IF: DM 1 = Interrupt 0 = Interrupt C1IF: ECAN 1 = Interrupt 0 = Interrupt C1RXIF: ECA	A Channel 3 E request has oc request has no request has no Event Interru request has oc request has no	o' Data Transfer C Ecurred It occurred It Flag Status I Ecurred It occurred Data Ready Inte	Dit ⁽¹⁾		bit								
bit 4	Unimplemen DMA3IF: DM 1 = Interrupt 0 = Interrupt C1IF: ECAN 1 = Interrupt 0 = Interrupt C1RXIF: ECA 1 = Interrupt	nted: Read as A Channel 3 E request has oc request has no I Event Interru request has oc request has no AN1 Receive E	o' Data Transfer C acurred of occurred of Flag Status I acurred of occurred Data Ready Inter acurred	Dit ⁽¹⁾		bit								
bit 4 bit 3 bit 2	Unimplemen DMA3IF: DM 1 = Interrupt 0 = Interrupt C1IF: ECAN 1 = Interrupt 0 = Interrupt C1RXIF: ECA 1 = Interrupt 0 = Interrupt	A Channel 3 E request has oc request has no 1 Event Interru request has no request has no AN1 Receive E request has no request has no	o' Data Transfer C acurred of occurred of Flag Status I acurred of occurred Data Ready Inter acurred	pit ⁽¹⁾ errupt Flag Sta		bit								
bit 4	Unimplemen DMA3IF: DM 1 = Interrupt 0 = Interrupt 1 = Interrupt 0 = Interrupt C1RXIF: ECA 1 = Interrupt 0 = Interrupt 0 = Interrupt SPI2IF: SPI2	A Channel 3 E request has oc request has no 1 Event Interru request has no request has no AN1 Receive E request has no request has no	o' Data Transfer C Ecurred Dt Occurred Dt Flag Status I Ecurred Data Ready Inte Ecurred Data Ready Inte Ecurred Dt Occurred Dt Flag Status b	pit ⁽¹⁾ errupt Flag Sta		bit								
bit 4 bit 3 bit 2	Unimplemen DMA3IF: DM 1 = Interrupt 0 = Interrupt 1 = Interrupt 0 = Interrupt C1RXIF: ECA 1 = Interrupt 0 = Interrupt 0 = Interrupt 0 = Interrupt 1 = Interrupt 1 = Interrupt	A Channel 3 E request has oc request has no Event Interru request has oc request has no AN1 Receive E request has no Event Interrup	ata Transfer C courred of occurred of Flag Status I courred of occurred oata Ready Inte courred of occurred of Flag Status b courred	pit ⁽¹⁾ errupt Flag Sta		bit								
bit 4 bit 3 bit 2 bit 1	Unimplemen DMA3IF: DM 1 = Interrupt 0 = Interrupt C1IF: ECAN 1 = Interrupt 0 = Interrupt 0 = Interrupt 0 = Interrupt 1 = Interrupt 0 = Interrupt 0 = Interrupt 0 = Interrupt 0 = Interrupt	A Channel 3 E request has ou request has no l Event Interru request has no AN1 Receive E request has no request has no Event Interrup request has no request has no	ata Transfer C courred of occurred of Flag Status I courred of occurred oata Ready Inte courred of occurred of Flag Status b courred	^{bit(1)} errupt Flag Sta		bit								
bit 4 bit 3 bit 2	Unimplemen DMA3IF: DM 1 = Interrupt 0 = Interrupt 1 = Interrupt 0 = Interrupt 0 = Interrupt 1 = Interrupt 0 = Interrupt	A Channel 3 E request has ou request has no l Event Interru request has no AN1 Receive E request has no request has no Event Interrup request has no request has no	bata Transfer C courred pt Flag Status I courred pt Flag Status I courred pata Ready Inte courred pt occurred pt Flag Status I pt Flag Status I	^{bit(1)} errupt Flag Sta		bit								

Note 1: Interrupts disabled on devices without ECAN[™] modules.

REGISTER 7-12:	IEC2: INTERRUPT ENABLE CONTROL REGISTER 2
----------------	---

U-0 — bit 7 Legend: R = Readable bi n = Value at PC bit 15 bit 14	DR Unimplement DMA4IE: DM/	PMPIE U-0 — W = Writable '1' = Bit is set		R/W-0 C1IE ⁽¹⁾ U = Unimpler '0' = Bit is cle	R/W-0 C1RXIE ⁽¹⁾		R/W-0 SPI2EIE bit			
— bit 7 Legend: R = Readable bi n = Value at PC bit 15 bit 14	— it DR Unimplement DMA4IE: DM/	— W = Writable '1' = Bit is set	DMA3IE	C1IE ⁽¹⁾ U = Unimpler	C1RXIE ⁽¹⁾	SPI2IE	R/W-0 SPI2EIE			
— bit 7 Legend: R = Readable bi n = Value at PC bit 15 bit 14	— it DR Unimplement DMA4IE: DM/	— W = Writable '1' = Bit is set	DMA3IE	C1IE ⁽¹⁾ U = Unimpler	C1RXIE ⁽¹⁾	SPI2IE	SPI2EIE			
— bit 7 Legend: R = Readable bi n = Value at PC bit 15 bit 14	— it DR Unimplement DMA4IE: DM/	— W = Writable '1' = Bit is set	DMA3IE	C1IE ⁽¹⁾ U = Unimpler	C1RXIE ⁽¹⁾	SPI2IE	SPI2EIE			
bit 14	DR Unimplement DMA4IE: DM/	'1' = Bit is set	bit	U = Unimpler						
R = Readable bi -n = Value at PC bit 15 bit 14	DR Unimplement DMA4IE: DM/	'1' = Bit is set			nented bit, read	25 '0'				
R = Readable bi n = Value at PC bit 15 bit 14	DR Unimplement DMA4IE: DM/	'1' = Bit is set			mented bit, read	ae 'O'				
bit 15 bit 14	Unimplement DMA4IE: DM/				,	as u				
bit 15 bit 14	Unimplement DMA4IE: DM/				ared	x = Bit is unkr	nown			
pit 14	DMA4IE: DMA	ed: Read as '								
			0'							
	1 = Interrupt r	DMA4IE: DMA Channel 4 Data Transfer Complete Interrupt Enable bit								
	1 = Interrupt request enabled									
	0 = Interrupt r	equest not ena	abled							
bit 13	PMPIE: Parallel Master Port Interrupt Enable bit									
		equest enable								
	•	equest not ena								
	Unimplemented: Read as '0'									
	DMA3IE: DMA Channel 3 Data Transfer Complete Interrupt Enable bit									
	 I = Interrupt request enabled 0 = Interrupt request has enabled 									
	0 = Interrupt request has enabled C1IE: ECAN1 Event Interrupt Enable bit ⁽¹⁾									
	1 = Interrupt request enabled									
	0 = Interrupt request not enabled									
bit 2	C1RXIE: ECAN1 Receive Data Ready Interrupt Enable bit ⁽¹⁾									
	1 = Interrupt request enabled									
1	0 = Interrupt request not enabled									
	SPI2IE: SPI2 Event Interrupt Enable bit									
	•	equest enable								
	•	equest not ena								
		2 Error Interrup								
	•	equest enable equest not ena								

Note 1: Interrupts disabled on devices without ECAN[™] modules.

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0			
	_	_	_	_		C1TXIP<2:0>(1)				
bit 15							bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
		DMA7IP<2:0>		<u> </u>		DMA6IP<2:0>				
bit 7							bit			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit, rea	id as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown			
bit 15-11	-	nted: Read as '								
bit 10-8	C1TXIP<2:0>: ECAN1 Transmit Data Request Interrupt Priority bits ⁽¹⁾									
	011741 32.0									
		upt is priority 7 (I		• •						
				• •	ineniy ene					
				• •						
	111 = Intern • •	upt is priority 7 (I		• •						
	111 = Intern • • • • •	upt is priority 7 (I upt is priority 1	nighest priorif	• •						
bit 7	111 = Intern • • • • • • • • • • • • • • • • • • •	upt is priority 7 (I upt is priority 1 upt source is dis	nighest priorif abled	• •						
bit 7 bit 6-4	111 = Intern • • • • • • • • • • • • • • • • • • •	upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(nighest priorit abled)'	ty interrupt)		ritv bits				
	111 = Intern • • 001 = Intern 000 = Intern Unimpleme DMA7IP<2:0	upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(0>: DMA Channe	abled o' el 7 Data Tra	ty interrupt) nsfer Complete		rity bits				
	111 = Intern • • 001 = Intern 000 = Intern Unimpleme DMA7IP<2:0	upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(abled o' el 7 Data Tra	ty interrupt) nsfer Complete		rity bits				
	111 = Intern • • 001 = Intern 000 = Intern Unimpleme DMA7IP<2:0	upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(0>: DMA Channe	abled o' el 7 Data Tra	ty interrupt) nsfer Complete		rity bits				
	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:0 111 = Intern	upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as '(0>: DMA Channe upt is priority 7 (I	abled o' el 7 Data Tra	ty interrupt) nsfer Complete		rity bits				
	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern	upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as '(0>: DMA Channe upt is priority 7 (I upt is priority 1	abled _o ' el 7 Data Tra nighest priorit	ty interrupt) nsfer Complete		rity bits				
bit 6-4	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern 000 = Intern	upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(0>: DMA Channe upt is priority 7 (I upt is priority 1 upt source is disa	abled o' el 7 Data Tra highest priorit	ty interrupt) nsfer Complete		rity bits				
bit 6-4 bit 3	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern 000 = Intern Unimpleme	upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(0>: DMA Channe upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(abled o' el 7 Data Tra nighest priorit abled	ty interrupt) nsfer Complete ty interrupt)	Interrupt Prior					
	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern Unimpleme DMA6IP<2:(upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as '(0>: DMA Channe upt is priority 7 (I upt source is dis nted: Read as '(0>: DMA Channe	abled o' el 7 Data Tra nighest priorit abled o' el 6 Data Tra	ty interrupt) nsfer Complete ty interrupt)	Interrupt Prior					
bit 6-4 bit 3	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern Unimpleme DMA6IP<2:(upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(0>: DMA Channe upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '(abled o' el 7 Data Tra nighest priorit abled o' el 6 Data Tra	ty interrupt) nsfer Complete ty interrupt)	Interrupt Prior					
bit 6-4 bit 3	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern Unimpleme DMA6IP<2:(upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as '(0>: DMA Channe upt is priority 7 (I upt source is dis nted: Read as '(0>: DMA Channe	abled o' el 7 Data Tra nighest priorit abled o' el 6 Data Tra	ty interrupt) nsfer Complete ty interrupt)	Interrupt Prior					
bit 6-4 bit 3	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern Unimpleme DMA6IP<2:(upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as '(0>: DMA Channe upt is priority 7 (I upt source is dis nted: Read as '(0>: DMA Channe	abled o' el 7 Data Tra nighest priorit abled o' el 6 Data Tra	ty interrupt) nsfer Complete ty interrupt)	Interrupt Prior					
bit 6-4 bit 3	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern 000 = Intern Unimpleme DMA6IP<2:(111 = Intern 001 = Intern	upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as '(0>: DMA Channe upt is priority 7 (I upt source is dis nted: Read as '(0>: DMA Channe	nighest priorit abled o' el 7 Data Tra nighest priorit abled o' el 6 Data Tra nighest priorit	ty interrupt) nsfer Complete ty interrupt)	Interrupt Prior					

Note 1: Interrupts disabled on devices without ECAN™ modules.

REGISTER		R19: PERIPHE	_			-		
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	—	—			U2CTSR<4:)>		
bit 15							bit 8	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
_	_	_			U2RXR<4:0	>		
bit 7							bit (
Legend:								
R = Readab	le bit	W = Writable b	bit	U = Unimple	mented bit, rea	ad as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
	• • 00001 = Inp	ut tied to RP25						
bit 7-5	•	ut tied to RP0	,					
bit 4-0	Unimplemented: Read as '0' U2RXR<4:0>: Assign UART2 Receive (U2RX) to the corresponding RPn pin							
dit 4-0	11111 = Inp	ut tied to Vss ut tied to RP25				i ii piii		
	•							
	•							
	•							
		ut tied to RP1						

00000 = Input tied to RP0

The Timer2/3 and Timer4/5 modules can operate in one of the following modes:

- Timer mode
- · Gated Timer mode
- Synchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous Counter mode, the input clock is derived from the external clock input at TxCK pin.

The timer modes are determined by the following bits:

- TCS (TxCON<1>): Timer Clock Source Control bit
- TGATE (TxCON<6>): Timer Gate Control bit

Timer control bit settings for different operating modes are given in the Table 13-1.

TABLE 13-1:TIMER MODE SETTINGS

Mode	TCS	TGATE
Timer	0	0
Gated timer	0	1
Synchronous counter	1	Х

13.1 16-Bit Operation

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

Note:	Only Timer2 and Timer3 can trigger a
	DMA data transfer.

13.2 32-Bit Operation

A 32-bit timer module can be formed by combining a Type B and a Type C 16-bit timer module. For 32-bit timer operation, the T32 control bit in the Type B Timer Control register (TxCON<3>) must be set. The Type C timer holds the most significant word (msw) and the Type B timer holds the least significant word (lsw) for 32-bit operation.

When configured for 32-bit operation, only the Type B Timer Control register (TxCON) bits are required for setup and control. Type C timer control register bits are ignored (except TSIDL bit).

For interrupt control, the combined 32-bit timer uses the interrupt enable, interrupt flag and interrupt priority control bits of the Type C timer. The interrupt control and status bits for the Type B timer are ignored during 32-bit timer operation.

The Type B and Type C timers that can be combined to form a 32-bit timer are listed in Table 13-2.

TABLE 13-2: 32-BIT TIMER

TYPE B Timer (Isw)	TYPE C Timer (msw)		
Timer2	Timer3		
Timer4	Timer5		

A block diagram representation of the 32-bit timer module is shown in Figure 13-3. The 32-timer module can operate in one of the following modes:

- Timer mode
- · Gated Timer mode
- · Synchronous Counter mode

To configure the features of Timer2/3 or Timer4/5 for 32-bit operation:

- 1. Set the T32 control bit.
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3 or PR5 contains the most significant word of the value, while PR2 or PR4 contains the least significant word.
- If interrupts are required, set the interrupt enable bits, T3IE or T5IE. Use the priority bits, T3IP<2:0> or T5IP<2:0> to set the interrupt priority. While Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair, TMR3:TMR2 or TMR5:TMR4, which always contains the most significant word of the count, while TMR2 or TMR4 contains the least significant word.

18.1 UART Helpful Tips

- In multi-node direct-connect UART networks, 1. UART receive inputs react to the complementary logic level defined by the URXINV bit (UxMODE<4>), which defines the idle state, the default of which is logic high, (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a start bit detection and will cause the first byte received after the device has been initialized to be invalid. To avoid this situation, the user should use a pull-up or pull-down resistor on the RX pin depending on the value of the URXINV bit.
 - a) If URXINV = 0, use a pull-up resistor on the RX pin.
 - b) If URXINV = 1, use a pull-down resistor on the RX pin.
- 2. The first character received on a wake-up from Sleep mode caused by activity on the UxRX pin of the UART module will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock relative to the incoming UxRX bit timing is no longer synchronized, resulting in the first character being invalid. This is to be expected.

18.2 UART Resources

Many useful resources related to UART are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

```
Note: In the event you are not able to access the
product page using the link above, enter
this URL in your browser:
http://www.microchip.com/wwwproducts/
Devices.aspx?dDocName=en532315
```

18.2.1 KEY RESOURCES

- Section 17. "UART" (DS70188)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
			—				
bit 15							bit 8
r							
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
—	_	_			DNCNT<4:0>		
bit 7							bit 0
Legend:		C = Writeable	bit, but only '	0' can be writte	en to clear the b	pit	
R = Readable bit W = Writable bit U			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x		x = Bit is unkr	iown	
bit 15-5	Unimplemen	ted: Read as '	0'				
hit 1 0	DNCNTZAO	. Dovice NetTM		har hita			

bit 4-0	DNCNT<4:0>: DeviceNet™ Filter Bit Number bits						
	10010-11111 = Invalid selection 10001 = Compare up to data byte 3, bit 6 with EID<17>						
	•						
	•						
	•						
	00001 = Compare up to data byte 1, bit 7 with EID<0> 00000 = Do not compare data bytes						

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

		R/W-0	U-0	U-0	U-0	U-0	U-0
	DMABS<2:0>		—	—	_	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_			FSA<4:0>		
bit 7							bit (
Levende		C = M/rite eble		'O' oon ho writte	ve to close the l	.:4	
Legend: R = Readabl	a hit	W = Writable	•	'0' can be writte			
n = Value at		'1' = Bit is set		0 = Onimplen	nented bit, read	x = Bit is unknown	
	FUR				aleu		IOWIT
bit 12-5	101 = 24 buffe 100 = 16 buffe 011 = 12 buffe 010 = 8 buffe 001 = 6 buffe 000 = 4 buffe	ers in DMA RA ers in DMA RA ers in DMA RA ers in DMA RA rs in DMA RAN rs in DMA RAN rs in DMA RAN ted: Read as '	AM AM AM A A A A				
bit 4-0	•	FO Area Starts		oite			
	11111 = Read 11110 = Read •	d buffer RB31		5113			

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

'0' = Bit is cleared

x = Bit is unknown

REGIOTEIXT								
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8	
bit 15							bit 8	
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	
RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	
bit 7							bit 0	
Legend:		C = Writeable	bit, but only '()' can be writte	en to clear the b	it		
R = Readable bit W = Writable b			bit	U = Unimplemented bit, read as '0'				

bit 15-0

-n = Value at POR

RXOVF<15:0>: Receive Buffer n Overflow bits

'1' = Bit is set

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition

REGISTER 19-25: CIRXOVF2: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 2

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF31 | RXOVF30 | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24 |
| bit 15 | | | | | | | bit 8 |

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF23 | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 |
| bit 7 | | | | | | | bit 0 |

Legend: C = Writeable bit, but only '0' can be written to clear the bit			it
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

RXOVF<31:16>: Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition

22.2 RTCC Resources

Many useful resources related to RTCC are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en534555

22.2.1 KEY RESOURCES

- Section 37. "Real-Time Clock and Calendar (RTCC)" (DS70301)
- · Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

22.3 RTCC Registers

(*)	U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0			
RTCEN ⁽²⁾		RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPT	R<1:0>			
bit 15							bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			CAL	<7:0>						
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable bit		U = Unimplem	ented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkn	own			
bit 15		CC Enable bit ⁽²⁾								
DIL 15		nodule is enable								
		nodule is disable								
bit 14	Unimpleme	nted: Read as '	כ'							
bit 13	RTCWREN: RTCC Value Registers Write Enable bit									
	1 = RTCVALH and RTCVALL registers can be written to by the user									
	0 = RTCVALH and RTCVALL registers are locked out from being written to by the user									
bit 12	RTCSYNC: RTCC Value Registers Read Synchronization bit									
	1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple									
	resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid									
				registers can be	e read without o	concern over a	rollover rinn			
bit 11	 0 = RTCVALH, RTCVALL or ALCFGRPT registers can be read without concern over a rollover ripple HALFSEC: Half-Second Status bit⁽³⁾ 									
	1 = Second half period of a second									
	0 = First half period of a second									
bit 10	RTCOE: RT	CC Output Enat	ole bit							
	1 = RTCC output enabled									
	0 = RTCC output disabled									
bit 9-8			•	ndow Pointer bit						
	Points to the corresponding RTCC Value registers when reading RTCVALH and RTCVALL registers the RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches '00'.									
	RTCVAL<15:8>:									
	11 = Reserved									
	10 = MONTH 01 = WEEKDAY									
	00 = MINUT									
	00 = MINUT <u>RTCVAL<7:0</u>	ES								
	<u>RTCVAL<7:(</u> 11 = YEAR	ES								
	RTCVAL<7:0	ES)>:								

REGISTER 22-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾

- 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
- **3:** This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.


TABLE 25-3: CODE FLASH SECURITY SEGMENT SIZES FOR 32 KB DEVICES

CONFIG BITS	BSS<2:0> = x11 0K	BSS<2:0> = x10 1K	BSS<2:0> = x01 4K	BSS<2:0> = x00 8K
SSS<2:0> = x11 0K	VS = 256 IW 0x00000h 0x0001FEh 0x000200h 0x0007FEh 0x000800h 0x001FFEh 0x002000h 0x001FFEh 0x002000h 0x003FFEh 0x004000h 0x0057FEh GS = 11008 IW 0x0157FEh 0x0157FEh	VS = 256 IW 0x000000h 0x0001FEh 0x000200h BS = 768 IW 0x0007FEh 0x000800h GS = 10240 IW 0x003FFEh 0x004000h 0x00157FEh 0x00157FEh	VS = 256 IW 0x00000h 0x0001FEh 0x000200h 0x0007FEh 0x000800h BS = 3840 IW 0x000200h 0x001FFEh 0x000800h GS = 7168 IW 0x003FFEh 0x004000h 0x0057FEh 0x0057FEh 0x0057FEh 0x0157FEh	VS = 256 IW 0x00000h 0x0001FEh 0x000200h 0x0007FEh 0x00080h 0x001FFEh 0x00200h GS = 3072 IW 0x003FFEh 0x00400h 0x0057FEh 0x0157FEh


IADL	E 26-2:									
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected			
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z			
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С			
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z			
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С			
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z			
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z			
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С			
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z			
14	CALL	CALL	lit23	Call subroutine	2	2	None			
		CALL	Wn	Call indirect subroutine	1	2	None			
15	CLR	CLR	f	f = 0x0000	1	1	None			
		CLR	WREG	WREG = 0x0000	1	1	None			
		CLR	Ws	Ws = 0x0000	1	1	None			
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep			
17	COM	COM	f	f = f	1	1	N,Z			
		СОМ	f,WREG	WREG = f	1	1	N,Z			
		СОМ	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z			
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z			
10	01	CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z			
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z			
19	CPO	CPO	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z			
10	010	CPO	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z			
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z			
20	0110	CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z			
		CPB	Wb,Ws	Compare Wb with Ws, with Borrow $(Wb - Ws - \overline{C})$	1	1	C,DC,N,OV,Z			
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None			
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None			
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None			
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None			
25	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С			
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z			
		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z			
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z			
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z			
		DEC2	f,WREG	WREG = f – 2	1	1	C,DC,N,OV,Z			
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z			
28	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None			
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV			
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV			
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV			
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV			
30	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None			
31	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С			
32	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С			
33	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С			
34	GOTO	GOTO	Expr	Go to address	2	2	None			
		GOTO	Wn	Go to indirect	1	2	None			

TABLE 26-2: INSTRUCTION SET OVERVIEW (CONTINUED)









32.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS

Note: The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

