

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	35
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 13x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj64gp204t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.4 CPU Resources

Many useful resources related to the CPU are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en534555

3.4.1 KEY RESOURCES

- Section 2. "CPU" (DS70204)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

3.6 Arithmetic Logic Unit (ALU)

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

For information on the SR bits affected by each instruction, refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157).

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit-divisor division.

3.6.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

3.6.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- · 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.6.3 MULTI-BIT DATA SHIFTER

The multi-bit data shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either a working register or a memory location.

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address, as shown in Figure 4-2.

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

4.1.2 INTERRUPT AND TRAP VECTORS

All PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at 0x000000, with the actual address for the start of code at 0x000002.

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in Section 7.1 "Interrupt Vector Table".



FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

TABLE 4-20:PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR PIC24HJ128GP202/502, PIC24HJ64GP202/502 AND
PIC24HJ32GP302

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06C0	_	-	-			RP1R<4:0	>		—	-	_			RP0R<4:0>			0000
RPOR1	06C2	_	_	_			RP3R<4:0	>		—	_	_			RP2R<4:0>			0000
RPOR2	06C4	_	_	_		RP5R<4:0>			_	_	_	RP4R<4:0> 0					0000	
RPOR3	06C6	_	_	_			RP7R<4:0	>		—	_	_	RP6R<4:0>				0000	
RPOR4	06C8	_	_	_			RP9R<4:0	>		—	_	_			RP8R<4:0>			0000
RPOR5	06CA	_	_	_			RP11R<4:0	>		—	_	_		I	RP10R<4:0>			0000
RPOR6	06CC	_	_	_			RP13R<4:0	>		_	_	_		I	RP12R<4:0>			0000
RPOR7	06CE	_	_	_			RP15R<4:0	>		_	_	_		I	RP14R<4:0>			0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-21:PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR PIC24HJ128GP204/504, PIC24HJ64GP204/504 AND
PIC24HJ32GP304

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06C0	_	_	_			RP1R<4:0>	>		_	_	_	RP0R<4:0>			0000		
RPOR1	06C2	_	_	_		RP3R<4:0>			_	_	_	RP2R<4:0>					0000	
RPOR2	06C4	_	_	_		RP5R<4:0>			_	_	_	RP4R<4:0>					0000	
RPOR3	06C6	_	_	_			RP7R<4:0	>		_	_	_	RP6R<4:0>			0000		
RPOR4	06C8	_	_			RP9R<4:0>		_	_		RP8R<4:0>			0000				
RPOR5	06CA	_	_	_		RP11R<4:0>			_	_	_	RP10R<4:0>				0000		
RPOR6	06CC	_	—	_			RP13R<4:0	>		_	_	_	RP12R<4:0>				0000	
RPOR7	06CE	_	_	_			RP15R<4:0	>		-	—	_	RP14R<4:0>				0000	
RPOR8	06D0	_	_	_			RP17R<4:0	>		_	_	_		I	RP16R<4:0>			0000
RPOR9	06D2	_	_	_			RP19R<4:0	>		_	_	_		I	RP18R<4:0>			0000
RPOR10	06D4	_	_	_		RP21R<4:0>		_	_	_	RP20R<4:0>				0000			
RPOR11	06D6	_	—	_		RP23R<4:0>		_	_	_	RP22R<4:0>			0000				
RPOR12	06D8		_	_			RP25R<4:0	>		_		_			RP24R<4:0>			0000

Legend: x = unknown value on Reset, -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

TABLE 4-35: FUNDAMENTAL ADDRESSING MODES SUPPORTED

4.5.3 MOVE (MOV) INSTRUCTION

Move instructions provide a greater degree of addressing flexibility than other instructions. In addition to the Addressing modes supported by most MCU instructions, MOV instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note: For the MOV instructions, the addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (Register Offset) field is shared by both source and destination (but typically only used by one).

In summary, the following addressing modes are supported by move instructions:

- Register Direct
- · Register Indirect
- · Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note:	Not	all	instructions	support	all	the
	addr	essir	ng modes give	n above. I	ndivi	dual
	instr	uctio	ns may suppo	ort differen	t sub	sets
	of th	ese a	addressing mo	odes.		

4.5.4 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.



BROWN-OUT SITUATIONS FIGURE 6-3:

6.5 **External Reset (EXTR)**

The external Reset is generated by driving the MCLR pin low. The MCLR pin is a Schmitt trigger input with an additional glitch filter. Reset pulses that are longer than the minimum pulse width will generate a Reset. Refer to Section 28.0 "Electrical Characteristics" for minimum pulse width specifications. The External Reset (MCLR) Pin (EXTR) bit in the Reset Control (RCON) register is set to indicate the MCLR Reset.

6.5.1 EXTERNAL SUPERVISORY CIRCUIT

Many systems have external supervisory circuits that generate reset signals to reset multiple devices in the system. This external Reset signal can be directly connected to the MCLR pin to reset the device when the rest of system is Reset.

6.5.2 INTERNAL SUPERVISORY CIRCUIT

When using the internal power supervisory circuit to reset the device, the external reset pin (MCLR) should be tied directly or resistively to VDD. In this case, the MCLR pin will not be used to generate a Reset. The external reset pin (MCLR) does not have an internal pull-up and must not be left unconnected.

6.6 Software RESET Instruction (SWR)

Whenever the RESET instruction is executed, the device will assert SYSRST, placing the device in a special Reset state. This Reset state will not reinitialize the clock. The clock source in effect prior to the RESET instruction will remain. SYSRST is released at the next instruction cycle, and the reset vector fetch will commence.

The Software Reset (Instruction) Flag bit (SWR) in the Reset Control register (RCON<6>) is set to indicate the software Reset.

6.7 Watchdog Time-out Reset (WDTO)

Whenever a Watchdog time-out occurs, the device will asynchronously assert SYSRST. The clock source will remain unchanged. A WDT time-out during Sleep or Idle mode will wake-up the processor, but will not reset the processor.

The Watchdog Timer Time-out Flag bit (WDTO) in the Reset Control register (RCON<4>) is set to indicate the Watchdog Reset. Refer to Section 25.4 "Watchdog Timer (WDT)" for more information on Watchdog Reset.

6.8 Trap Conflict Reset

If a lower-priority hard trap occurs while a higher-priority trap is being processed, a hard trap conflict Reset occurs. The hard traps include exceptions of priority level 13 through level 15, inclusive. The address error (level 13) and oscillator error (level 14) traps fall into this category.

The Trap Reset Flag bit (TRAPR) in the Reset Control register (RCON<15>) is set to indicate the Trap Conflict Reset. Refer to Section 7.0 "Interrupt Controller" for more information on trap conflict Resets.

Vector Number	IVT Address	AIVT Address	Interrupt Source		
55-68	0x000072-0x00008C	0x000172-0x00018C	Reserved		
69	0x00008E	0x00018E	DMA5 – DMA Channel 5		
70	0x000090	0x000190	RTCC – Real Time Clock		
71-72	0x000092-0x000094	0x000192-0x000194	Reserved		
73	0x000096	0x000196	U1E – UART1 Error		
74	0x000098	0x000198	U2E – UART2 Error		
75	0x00009A	0x00019A	CRC – CRC Generator Interrupt		
76	0x00009C	0x00019C	DMA6 – DMA Channel 6		
77	0x00009E	0x00019E	DMA7 – DMA Channel 7		
78	0x0000A0	0x0001A0	C1TX – ECAN1 TX Data Request		
79-126	0x0000A2-0x0000FE	0x0001A2-0x0001FE	Reserved		

TABLE 7-1: INTERRUPT VECTORS (CONTINUED)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE
bit 15						·	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE
bit 7							bit 0
Legend:							
R = Readable	DIT		DIT		mented bit, read		
-n = value at i	JOR	" = Bit is se		$0^{\circ} = Bit is cle$	eared	x = Bit is unkr	IOWN
bit 15	Unimplemen	tad: Read as	o'				
bit 14		A Channel 1 F	∘ lata Transfer (Complete Inter	runt Enable bit		
	1 = Interrupt r	request enable	d				
	0 = Interrupt r	request not en	abled				
bit 13	AD1IE: ADC1	1 Conversion C	Complete Inter	rupt Enable bit	t		
	1 = Interrupt r	request enable	d				
hit 10		request not en	abled r Intorrunt End	blo bit			
DIL 12	1 = Interrupt r	request enable	d				
	0 = Interrupt r	request not en	abled				
bit 11	U1RXIE: UAF	RT1 Receiver I	nterrupt Enabl	e bit			
	1 = Interrupt r	request enable	d				
1.1.40	0 = Interrupt r	request not en	abled				
bit 10	SPI1E: SPI1	Event Interrup	t Enable bit				
	0 = Interrupt r	request enable	abled				
bit 9	SPI1EIE: SPI	1 Error Interru	pt Enable bit				
	1 = Interrupt r	request enable	d				
	0 = Interrupt r	request not en	abled				
bit 8	T3IE: Timer3	Interrupt Enab	le bit				
	\perp = interrupt r 0 = interrupt r	request enable	a abled				
bit 7	T2IE: Timer2	Interrupt Enab	le bit				
	1 = Interrupt r	request enable	d				
	0 = Interrupt r	request not en	abled				
bit 6	OC2IE: Outpu	ut Compare Cl	annel 2 Interr	upt Enable bit			
	1 = Interrupt r	request enable	d abled				
bit 5	IC2IE: Input (Capture Chann	el 2 Interrupt I	-nable bit			
	1 = Interrupt r	request enable	d				
	0 = Interrupt r	request not en	abled				
bit 4	DMA0IE: DM	A Channel 0 D	ata Transfer C	Complete Inter	rupt Enable bit		
	1 = Interrupt r	request enable	d				
hit 3	T1IF. Timer1	Interrunt Enab	le hit				
	1 = Interrupt r	request enable	d				
	0 = Interrupt r	request not en	abled				

REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		C1IP<2:0> ⁽¹⁾				C1RXIP<2:0>(1)	
oit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		SPI2IP<2:0>		—		SPI2EIP<2:0>	
oit 7							bit
Legend:							
R = Readab	le bit	W = Writable b	bit	U = Unimple	emented bit, re	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	iown
oit 15	Unimpleme	nted: Read as '0	,	(1)			
oit 14-12	C1IP<2:0>:	ECAN1 Event In	terrupt Prior	ity bits(")			
	111 = Interr	upt is priority 7 (n	lignest priori	ty interrupt)			
	•						
	•						
	001 = Interr 000 = Interr	upt is priority 1 upt source is disa	abled				
bit 11	Unimpleme	nted: Read as '0	,				
bit 10-8	C1RXIP<2:0	>: ECAN1 Rece	ive Data Re	ady Interrupt P	riority bits ⁽¹⁾		
	111 = Interr	upt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is disa	abled				
bit 7	Unimpleme	nted: Read as '0	,				
bit 6-4	SPI2IP<2:0	SPI2 Event Interpreter SPI2 Event Interpreter	errupt Priori	ty bits			
	111 = Interr	upt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is disa	abled				
pit 3	Unimpleme	nted: Read as '0	,				
oit 2-0	SPI2EIP<2:	0>: SPI2 Error In	terrupt Prior	ity bits			
	111 = Interr	upt is priority 7 (h	lighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					

000 = Interrupt source is disabled

Note 1: Interrupts disabled on devices without ECAN[™] modules.

REGISTER 11-7: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			OCFAR<4:0>		
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-5 Unimplemented: Read as '0'

bit 4-0	OCFAR<4.0> Assian ()	utnut Compare A	(OCEA) to the corre	esponding RPn nin
DIL 4 -0	OCIAN	ulpul Compare A		sponding ist in pin

11111 = Input tied to Vss 11001 = Input tied to RP25

.

• 00001 = Input tied to RP1 00000 = Input tied to RP0

15.0 OUTPUT COMPARE

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 13. "Output Compare" (DS70209) of the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Output Compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the compare register value. The Output Compare module generates either a single output pulse or a sequence of output pulses, by changing the state of the output pin on the compare match events. The Output Compare module can also generate interrupts on compare match events.

The Output Compare module has multiple operating modes:

- Active-Low One-Shot mode
- Active-High One-Shot mode
- Toggle mode
- · Delayed One-Shot mode
- · Continuous Pulse mode
- PWM mode without fault protection
- · PWM mode with fault protection

FIGURE 15-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



REGISTER 1	7-2: I2CxS	TAT: I2Cx ST	ATUS REG	STER			
R-0 HSC	R-0 HSC	U-0	U-0	U-0	R/C-0 HS	R-0 HSC	R-0 HSC
ACKSTAT	TRSTAT		—	—	BCL	GCSTAT	ADD10
bit 15							bit 8
		D 0 HSC					
bit 7	12000	D_A	Г	3	<u>к</u> _w	KDF	bit 0
Legend:		U = Unimpler	nented bit, rea	ad as '0'		C = Clear only	/ bit
R = Readable	bit	W = Writable	bit	HS = Set in h	nardware	HSC = Hardwa	are set/cleared
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	lown
bit 15	ACKSTAT: A (when operat 1 = NACK rec 0 = ACK rece Hardware set	cknowledge St ing as I ² C™ m ceived from sla eived from slave t or clear at end	atus bit aster, applica ve e d of slave Ack	ble to master t nowledge.	ransmit operati	on)	
bit 14	TRSTAT: Tran 1 = Master tra 0 = Master tra Hardware set	nsmit Status bi ansmit is in pro ansmit is not in t at beginning c	t (when opera gress (8 bits - progress f master trans	ting as I ² C ma + ACK) smission. Harc	aster, applicable dware clear at e	to master trans	mit operation) nowledge.
bit 13-11	Unimplemen	ted: Read as '	0'				
bit 10	BCL: Master	Bus Collision	Detect bit				
	1 = A bus col 0 = No collisio Hardware set	lision has beer on t at detection of	detected dur bus collision	ing a master o	operation		
bit 9	GCSTAT: Ge	neral Call Statu	ıs bit				
	1 = General o 0 = General o Hardware set	call address wa call address wa t when address	s received s not received matches gen	d Ieral call addre	ess. Hardware o	clear at Stop det	ection.
bit 8	ADD10: 10-b 1 = 10-bit add 0 = 10-bit add Hardware set	it Address Stat dress was mate dress was not r t at match of 2r	us bit ched natched nd byte of mat	ched 10-bit ad	ldress. Hardwa	re clear at Stop	detection.
bit 7	IWCOL: Write	e Collision Dete	ect bit				
	1 = An attem 0 = No collisio	pt to write the I on	2CxTRN regis	ster failed beca	ause the I ² C mo	odule is busy	
	Hardware set	t at occurrence	of write to 120	Cx I RN while b	ousy (cleared by	/ software).	
bit 6	1 = A byte wa 0 = No overfle	as received white of a structure overflow F	lag bit le the I2CxR(CV register is s	still holding the	previous byte	
bit 5		droce bit (who		120 120			
UIL U	1 = Indicates 0 = Indicates Hardware cle	that the last by that the last by ar at device ad	rte received w rte received w dress match.	as data vas data vas device add Hardware set	lress by reception of	slave byte.	
bit 4	P: Stop bit				•	-	
	1 = Indicates 0 = Stop bit w Hardware set	that a Stop bit vas not detecte t or clear when	has been det d last Start, Repeat	ected last ed Start or Sto	op detected.		

21.3 Comparator Voltage Reference

21.3.1 CONFIGURING THE COMPARATOR VOLTAGE REFERENCE

The Voltage Reference module is controlled through the CVRCON register (Register 21-2). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR3:CVR0), with one range offering finer resolution. The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.

FIGURE 21-2: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM



26.0 INSTRUCTION SET SUMMARY

Note:	This data sheet summarizes the
	features of the PIC24HJ32GP302/304,
	PIC24HJ64GPX02/X04 and
	PIC24HJ128GPX02/X04 families of
	devices. It is not intended to be a
	comprehensive reference source. To
	complement the information in this data
	sheet, refer to the "dsPIC33F/PIC24H
	Family Reference Manual". Please see
	the Microchip web site
	(www.microchip.com) for the latest
	dsPIC33F/PIC24H Family Reference
	Manual sections.

The PIC24H instruction set is identical to the PIC24F, and is a subset of the dsPIC30F/33F instruction set.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- · Control operations

Table 26-1 shows the general symbols used in describing the instructions.

The PIC24H instruction set summary in Table 26-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double word instructions, which were made double word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or double word instruction. Moreover, double word moves require two cycles. The double word instructions execute in two instruction cycles.

Note: For more details on the instruction set, refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157).

			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions
		ADC Accuracy (10-bit Mode	e) – Meas	uremen	ts with e	xternal	VREF+/VREF-
AD20b	Nr	Resolution ⁽¹⁾	10 data bits		bits		
AD21b	INL	Integral Nonlinearity	-1.5	-	+1.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V
AD22b	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V
AD23b	Gerr	Gain Error	_	3	6	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V
AD24b	EOFF	Offset Error	_	2	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V
AD25b	—	Monotonicity	—	_	—	_	Guaranteed
		ADC Accuracy (10-bit Mode	e) – Meas	suremen	its with i	nternal V	VREF+/VREF-
AD20b	Nr	Resolution ⁽¹⁾	10 data bits		bits		
AD21b	INL	Integral Nonlinearity	-1	—	+1	LSb	VINL = AVSS = 0V, AVDD = 3.6V
AD22b	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V
AD23b	Gerr	Gain Error	3	7	15	LSb	VINL = AVSS = 0V, AVDD = 3.6V
AD24b	EOFF	Offset Error	1.5	3	7	LSb	VINL = AVSS = 0V, AVDD = 3.6V
AD25b	—	Monotonicity	—	—	_		Guaranteed
		Dynamic	Performa	ance (10	-bit Mod	e)	
AD30b	THD	Total Harmonic Distortion	—	_	-64	dB	_
AD31b	SINAD	Signal to Noise and Distortion	57	58.5	—	dB	—
AD32b	SFDR	Spurious Free Dynamic Range	72	_		dB	_
AD33b	Fnyq	Input Signal Bandwidth	_		550	kHz	—
AD34b	ENOB	Effective Number of Bits	9.16	9.4		bits	_

TABLE 28-41: ADC MODULE SPECIFICATIONS (10-BIT MODE)

Note 1: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04



FIGURE 28-22: ADC CONVERSION (12-BIT MODE) TIMING CHARACTERISTICS

28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch		0.65 BSC		
Optional Center Pad Width	W2			4.70
Optional Center Pad Length	T2			4.70
Contact Pad Spacing	C1		6.00	
Contact Pad Spacing	C2		6.00	
Contact Pad Width (X28)	X1			0.40
Contact Pad Length (X28)	Y1			0.85
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2124A

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



TOP VIEW

BOTTOM VIEW





	MILLIMETERS				
Dimension	n Limits	MIN	NOM	MAX	
Number of Pins			44		
Pitch		0.65 BSC			
Overall Height	А	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	Е		8.00 BSC		
Exposed Pad Width	E2	6.30	6.45	6.80	
Overall Length	D		8.00 BSC		
Exposed Pad Length	D2	6.30	6.45	6.80	
Contact Width	b	0.25	0.30	0.38	
Contact Length		0.30	0.40	0.50	
Contact-to-Exposed Pad		0.20	_	_	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

APPENDIX A: REVISION HISTORY

Revision A (September 2007)

Initial release of this document.

Revision B (March 2008)

This revision includes minor typographical and formatting changes throughout the data sheet text. In addition, redundant information was removed that is now available in the respective chapters of the *dsPIC33F/PIC24H Family Reference Manual*, which can be obtained from the Microchip web site (www.microchip.com).

The major changes are referenced by their respective section in the following table.

TABLE A-1: MAJOR SECTION UPDATES

Section Name	Update Description			
"High-Performance, 16-bit Microcontrollers"	Note 1 added to all pin diagrams (see "Pin Diagrams")			
	Updated the "PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 Controller Families " table as follows:			
	 PIC24HJ128GP804 changed to PIC24HJ128GP504 			
	 PIC24HJ128GP804 changed to PIC24HJ128GP504 			
	 Added new column: External Interrupts 			
	Added Note 3			
Section 1.0 "Device Overview"	Updated parameters PMA0, PMA1 and PMD0 through PMPD7 (Table 1-1)			
Section 6.0 "Interrupt Controller"	IFS0-IFSO4 changed to IFSx (see Section 6.3.2 "IFSx")			
	IEC0-IEC4 changed to IECx (see Section 6.3.3 "IECx")			
	IPC0-IPC19 changed to IPCx (see Section 6.3.4 "IPCx")			
Section 7.0 "Direct Memory Access (DMA)"	Updated parameter PMP (see Table 7-1)			
Section 8.0 "Oscillator Configuration"	Updated the third clock source item (External Clock) in Section 8.1.1 "System Clock Sources"			
	Updated TUN<5:0> (OSCTUN<5:0>) bit description (see Register 8-4)			
Section 19.0 "10-bit/12-bit Analog-to-Digital Converter (ADC1)"	Added Note 2 to Figure 19-3			
Section 24.0 "Special Features"	Added Note 2 to Figure 24-1			
	Added Note after second paragraph in Section 24.2 "On-Chip Voltage Regulator"			

Section Name	Update Description
Section 27.0 "Electrical Characteristics"	Updated Max MIPS for temperature range of -40°C to +125°C in Table 27-1
	Updated typical values in Thermal Packaging Characteristics in Table 27-3
	Added parameters DI11 and DI12 to Table 27-9
	Updated minimum values for parameters D136 (TRW) and D137 (TPE) and removed typical values in Table 27-12
	Added Extended temperature range to Table 27-13
	Updated parameter AD63 and added Note 3 to Table 27-38 and Table 27-39

TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)