# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	21
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 10x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj64gp502-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 3.6 Arithmetic Logic Unit (ALU)

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

For information on the SR bits affected by each instruction, refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157).

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit-divisor division.

# 3.6.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

# 3.6.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- · 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

# 3.6.3 MULTI-BIT DATA SHIFTER

The multi-bit data shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either a working register or a memory location.

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

	-	•/ •/ •				••••		0.011	= (. •.									
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1CTRL1	0400	—	—	CSIDL	ABAT	—	R	EQOP<2:0	)>	OPN	/ODE<2:0	>	—	CANCAP	—	_	WIN	0480
C1CTRL2	0402	—	—		—			—	—	—	_	—		DI	NCNT<4:0	>		0000
C1VEC	0404	—	—			F	ILHIT<4:0>			—			I	CODE<6:0>	•			0000
C1FCTRL	0406	C	MABS<2:0	>	—	-	-	-	—	—	-	_		l	FSA<4:0>			0000
C1FIFO	0408	_	_			FBP<	5:0>			—	—			<b>FNRB</b>	<5:0>			0000
C1INTF	040A	_	_	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBIF	0000
C1INTE	040C	—	—		—			—	—	IVRIE	WAKIE	ERRIE	—	FIFOIE	RBOVIE	RBIE	TBIE	0000
C1EC	040E				TERRCN	NT<7:0>							RERRCN	T<7:0>				0000
C1CFG1	0410	—	—		—			—	—	SJW<1	:0>			BRP<	5:0>			0000
C1CFG2	0412	—	WAKFIL		—		SE	EG2PH<2:(	)>	SEG2PHTS	SAM	S	EG1PH<2	:0>	Р	RSEG<2:0	>	0000
C1FEN1	0414	FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8	FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0	FFFF
C1FMSKSEL1	0418	F7MSI	<b>&lt;</b> <1:0>	F6MSI	<<1:0>	F5MSI	K<1:0>	F4MS	K<1:0>	F3MSK<	<1:0>	F2MSł	<<1:0>	F1MSk	(<1:0>	FOMS	<b>&lt;</b> <1:0>	0000
C1FMSKSEL2	041A	F15MS	K<1:0>	F14MS	K<1:0>	F13MS	K<1:0>	F12MS	SK<1:0>	F11MSK	<1:0>	F10MS	K<1:0>	F9MSk	(<1:0>	F8MSI	<b>&lt;</b> <1:0>	0000

#### TABLE 4-16: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 OR 1 (FOR PIC24HJ128GP502/504 AND PIC24HJ64GP502/504)

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-17: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 (FOR PIC24HJ128GP502/504 AND PIC24HJ64GP502/504)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E							Se	e definition	when WIN	= x							
C1RXFUL1	0420	RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8	RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0	0000
C1RXFUL2	0422	RXFUL31	RXFUL30	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24	RXFUL23	RXFUL22	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16	0000
C1RXOVF1	0428	RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	0000
C1RXOVF2	042A	RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24	RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16	0000
C1TR01CON	0430	TXEN1	TXABT1	TXLARB1	TXERR1	TXREQ1	RTREN1	TX1PF	RI<1:0>	TXEN0	TXABT0	TXLARB0	TXERR0	TXREQ0	RTREN0	TX0PF	RI<1:0>	0000
C1TR23CON	0432	TXEN3	TXABT3	TXLARB3	TXERR3	TXREQ3	RTREN3	TX3PF	RI<1:0>	TXEN2	TXABT2	TXLARB2	TXERR2	TXREQ2	RTREN2	TX2PF	RI<1:0>	0000
C1TR45CON	0434	TXEN5	TXABT5	TXLARB5	TXERR5	TXREQ5	RTREN5	TX5PF	RI<1:0>	TXEN4	TXABT4	TXLARB4	TXERR4	TXREQ4	RTREN4	TX4PF	RI<1:0>	0000
C1TR67CON	0436	TXEN7	TXABT7	TXLARB7	TXERR7	TXREQ7	RTREN7	TX7PF	RI<1:0>	TXEN6	TXABT6	TXLARB6	TXERR6	TXREQ6	RTREN6	TX6PF	RI<1:0>	0000
C1RXD	0440								Received	Data Word								XXXX
C1TXD	0442		Transmit Data Word xxxx															

Legend:

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
BSRAM	0750	_	_		—	—	_	—	—	-	—	—	_	-	IW_BSR	IR_BSR	RL_BSR	0000
SSRAM	0752	—	—	—	—	—	—	—	—	—	—	—	—	—	IW_SSR	IR_SSR	RL_SSR	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is not present in devices with 32K Flash (PIC24HJ32GP302/304).

#### TABLE 4-33: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR	-	—	—	-	—	-	ERASE	-	-	NVMOP<3:0>			0000	
NVMKEY	0766	_	_	_	_	_	_	_	_				NVMKE	Y<7:0>				0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-34: PMD REGISTER MAP

	-																	
File Na	me Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD		_	—	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	—	C1MD	AD1MD	0000
PMD2	0772	IC8MD	IC7MD	_	_	_	_	IC2MD	IC1MD	_	_	_	_	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	_	_	_	_	_	CMPMD	RTCCMD	PMPMD	CRCMD			_	_	_	_	_	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### 4.4.1 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-5. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.

Note: A PC push during exception processing concatenates the SRL register to the MSb of the PC prior to the push.

The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word aligned.

Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap does not occur. The stack error trap occurs on a subsequent push operation. For example, to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value 0x1FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

FIGURE 4-5: CALL STACK FRAME



# 4.4.2 DATA RAM PROTECTION FEATURE

The PIC24H product family supports Data RAM protection features that enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code when enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code when enabled. See Table 4-1 for an overview of the BSRAM and SSRAM SFRs.

# 4.5 Instruction Addressing Modes

The addressing modes shown in Table 4-35 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

# 4.5.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (near data space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

# 4.5.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2
where:

Operand 1 is always a working register (that is, the addressing mode can only be register direct), which is referred to as Wb.

Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- · Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

#### EXAMPLE 5-2: LOADING THE WRITE BUFFERS

;	Set up NVMCO	N for row programming opera	ıti	ions
	MOV	#0x4001, W0	;	
	MOV	W0, NVMCON	;	Initialize NVMCON
;	Set up a poir	nter to the first program m	ien	nory location to be written
;	program memo:	ry selected, and writes ena	ıbl	led
	MOV	#0x0000, W0	;	
	MOV	W0, TBLPAG	;	Initialize PM Page Boundary SFR
	MOV	#0x6000, W0	;	An example program memory address
;	Perform the ?	TBLWT instructions to write	e t	the latches
;	Oth_program_v	word		
	MOV	#LOW_WORD_0, W2	;	
	MOV	#HIGH_BYTE_0, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
;	1st_program_	word		
	MOV	#LOW_WORD_1, W2	;	
	MOV	#HIGH_BYTE_1, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
;	2nd_program	_word		
	MOV	#LOW_WORD_2, W2	;	
	MOV	#HIGH_BYTE_2, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
	•			
	•			
	•			
;	63rd_program_	_word		
	MOV	#LOW_WORD_31, W2	;	
	MOV	#HIGH_BYTE_31, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
	IDDWIN	W3, [W3++]	'	write in high byte files program faten

#### EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5	<pre>; Block all interrupts with priority &lt;7 ; for next 5 instructions</pre>
MOV	#0x55, W0	
MOV	W0, NVMKEY	; Write the 55 key
MOV	#0xAA, W1	;
MOV	W1, NVMKEY	; Write the AA key
BSET	NVMCON, #WR	; Start the erase sequence
NOP		; Insert two NOPs after the
NOP		; erase command is asserted

# 6.1 Reset Resources

Many useful resources related to Resets are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en534555

# 6.1.1 KEY RESOURCES

- Section 8. "Resets" (DS70192)
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

Symbol	Parameter	Value
Vpor	POR threshold	1.8V nominal
TPOR	POR extension time	30 μs maximum
VBOR	BOR threshold	2.5V nominal
TBOR	BOR extension time	100 μs maximum
TPWRT	Programmable power-up time delay	0-128 ms nominal
Тғасм	Fail-Safe Clock Monitor Delay	900 μs maximum

Note: When the device exits the Reset condition (begins normal operation), the device operating parameters (voltage, frequency, temperature, etc.) must be within their operating ranges, otherwise the device may not function correctly. The user application must ensure that the delay between the time power is first applied, and the time SYSRST becomes inactive, is long enough to get operating parameters within all specification.

# 6.4 Power-on Reset (POR)

A Power-on Reset (POR) circuit ensures the device is reset from power-on. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed. The delay TPOR ensures the internal device bias circuits become stable.

The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR. Refer to Section 28.0 "Electrical Characteristics" for details.

The POR status bit (POR) in the Reset Control register (RCON<0>) is set to indicate the Power-on Reset.

# 6.4.1 Brown-out Reset (BOR) and Power-up timer (PWRT)

The on-chip regulator has a Brown-out Reset (BOR) circuit that resets the device when the VDD is too low (VDD < VBOR) for proper device operation. The BOR circuit keeps the device in Reset until VDD crosses VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures the voltage regulator output becomes stable.

The Brown-out Reset status bit (BOR) in the Reset Control register (RCON<1>) is set to indicate the BOR.

The device will not run at full speed after a BOR as the VDD should rise to acceptable levels for full-speed operation. The PWRT provides power-up time delay (TPWRT) to ensure that the system power supplies have stabilized at the appropriate levels for full-speed operation before the SYSRST is released.

The power-up timer delay (TPWRT) is programmed by the Power-on Reset Timer Value Select bits (FPWRT<2:0>) in the POR Configuration register (FPOR<2:0>), which provides eight settings (from 0 ms to 128 ms). Refer to **Section 25.0 "Special Features"** for further details.

Figure 6-3 shows the typical brown-out scenarios. The reset delay (TBOR + TPWRT) is initiated each time VDD rises above the VBOR trip point

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	See Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	XX	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	XX	110	1
Low-Power RC Oscillator (LPRC)	Internal	XX	101	1
Secondary (Timer1) Oscillator (Sosc)	Secondary	XX	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	-
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	_
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	—
Primary Oscillator (XT)	Primary	01	010	_
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	XX	001	1
Fast RC Oscillator (FRC)	Internal	XX	000	1

	TABLE 9-1:	CONFIGURATION BIT VALUES FOR CLOCK SELECTION
--	------------	--

**Note 1:** OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

# 9.2 Oscillator Resources

Many useful resources related to Oscillators are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532315

#### 9.2.1 KEY RESOURCES

- Section 39. "Oscillator (Part III)" (DS70216)
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

# 11.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See **"Pin Diagrams"** for the available pins and their functionality.

# 11.3 Configuring Analog Port Pins

The AD1PCFGL and TRIS registers control the operation of the analog-to-digital (A/D) port pins. The port pins that are to function as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

The AD1PCFGL register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

When the PORT register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

# 11.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be an NOP, as shown in Example 11-1.

# 11.5 Input Change Notification

The input change notification function of the I/O ports allows the PIC24HJ32GP302/304, PIC24HJ64GPX02/ X04 and PIC24HJ128GPX02/X04 devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, up to 21 external signals (CNx pin) can be selected (enabled) for generating an interrupt request on a change-of-state.

Four control registers are associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source connected to the pin, and eliminate the need for external resistors when push-button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled when the port pin is configured as a digital output.

MOV	0xFF00, W0	; Configure PORTB<15:8> as inputs
MOV	WO, TRISBB	; and PORTB<7:0> as outputs
NOP		; Delay 1 cycle
btss	PORTB, #13	; Next Instruction

#### EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

# REGISTER 11-4: RPINR4: PERIPHERAL PIN SELECT INPUT REGISTER 4

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
					T5CKR<4:0	>		
bit 15		•					bit 8	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	— — T4CKR<4:0>							
bit 7		·					bit 0	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown	
bit 15-13	Unimplemen	ted: Read as '	0'					
bit 12-8	T5CKR<4:0>	: Assign Timer	5 External Cl	ock (T5CK) to t	he correspond	ling RPn pin		
	11111 <b>= Inpu</b> 11001 <b>= Inpu</b>	t tied to Vss t tied to RP25						
	•							
	•							
	•							
	00001 <b>= Inpu</b>	t tied to RP1						
	00000 <b>= Inpu</b>	t tied to RP0						
bit 7-5	Unimplemen	ted: Read as '	0'					
bit 4-0	T4CKR<4:0>	: Assign Timer	4 External Cl	ock (T4CK) to t	he correspond	ling RPn pin		
	11111 <b>= Inpu</b>	t tied to Vss						
	11001 <b>= Inpu</b>	t tied to RP25						
	•							
	•							
	•							
	00001 = Inpu 00000 = Inpu	t tied to RP1 t tied to RP0						

# REGISTER 11-11: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—				_	—		
bit 15							bit 8		
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
—				SS1R<4:0>					
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'					
-n = Value at P	POR	'1' = Bit is set	et '0' = Bit is cleared x = Bit is			x = Bit is unki	nown		
•									

bit 15-5 Unimplemented: Read as '0'

bit 4-0

SS1R<4:0>: Assign SPI1 Slave Select Input (SS1) to the corresponding RPn pin 11111 = Input tied to Vss 11001 = Input tied to RP25

00001 = Input tied to RP1 00000 = Input tied to RP0

### REGISTER 11-13: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

11.0	11.0	11.0	11.0	11.0	11.0	11.0	11.0		
0-0	0-0	U-0	0-0	0-0	U-0	0-0	U-0		
—	—					—			
bit 15							bit 8		
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
—	—	—	SS2R<4:0>						
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'						
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown						

bit 15-5 Unimplemented: Read as '0'

bit 4-0

SS2R<4:0>: Assign SPI2 Slave Select Input (SS2) to the corresponding RPn pin
 11111 = Input tied to Vss
 11001 = Input tied to RP25
 .

00001 = Input tied to RP1 00000 = Input tied to RP0

#### U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 \_ \_\_\_\_ \_ \_\_\_\_ \_\_\_\_ \_\_\_ \_ \_ bit 15 bit 8 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 C1RXR<4:0> \_\_\_ bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

'0' = Bit is cleared

# REGISTER 11-14: RPINR26: PERIPHERAL PIN SELECT INPUT REGISTER 26<sup>(1)</sup>

bit 15-5 Unimplemented: Read as '0'

-n = Value at POR

Note 1: This register is disabled on devices without ECAN<sup>™</sup> modules.

'1' = Bit is set

x = Bit is unknown

NOTES:

# PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

REGISTER 19	-3: CiVEC	: ECAN™ IN1	FERRUPT	CODE REGIS	TER				
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0		
_		_			FILHIT<4:0	>			
bit 15							bit 8		
	D 1	D 0	D 0	D 0	D 0	DA			
0-0	R-I	R-0	K-0		K-U	K-0	K-0		
bit 7				100DE <0.02			bit (		
Legend:		C = Writeable	bit, but only	'0' can be writte	en to clear the	bit			
R = Readable b	it	W = Writable b	bit	U = Unimpler	nented bit, rea	ad as '0'			
-n = Value at PC	DR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	Iown		
bit 15-13	Unimplemen	ted: Read as '0	,						
bit 12-8	· FILHIT<4:0>:	: Filter Hit Numb	er bits						
	10000-1111	1 = Reserved							
	01111 = Filte	er 15							
	•								
	•								
	00001 = Filte	er 1							
	00000 <b>= Filte</b>	er O							
bit 7	Unimplemen	ted: Read as '0	3						
bit 6-0	ICODE<6:0>:	: Interrupt Flag (	Code bits						
	1000101-1111111 = Reserved								
	1000100 = FIFO almost full interrupt 1000011 = Receiver overflow interrupt								
	1000010 = Wake-up interrupt								
	1000001 = Error interrupt								
	1000000 = No interrupt								
	•								
	- 0010000-0111111 = Reserved								
	0001111 <b>= R</b>	B15 buffer Inter	rupt						
	•								
	•								
	•	<b></b>							
	0001001 = R	B9 buffer interri	upt						
	00001000 <b>– K</b>	RB7 buffer inter	rupt						
	0000110 <b>= T</b>	RB6 buffer inter	rupt						
	0000101 <b>= T</b>	RB5 buffer inter	rupt						
	0000100 = 1	RB3 buffer inter	rupt						
	0000010 = T	RB2 buffer inter	rupt						
	0000001 <b>= T</b>	RB1 buffer inter	rupt						
	0000000 <b>= T</b>	RB0 Buffer inter	rrupt						

# 20.6 ADC Control Registers

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
ADON	—	ADSIDL	ADDMABM	_	AD12B	FORM	<1:0>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/C-0
						HC,HS	HC, HS
	SSRC<2:0>		—	SIMSAM	ASAM	SAMP	DONE
bit 7							bit 0

REGISTER 20-1:	AD1CON1: ADC1	<b>CONTROL REGISTER 1</b>
----------------	---------------	---------------------------

Legend:	HC = Cleared by hardware	HS = Set by hardware	C = Clear only bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	ADON: ADC Operating Mode bit 1 = ADC module is operating
<b>b</b> : <b>t d d</b>	0 = ADC IS Off
DIL 14	<b>DOUDL</b> A Chan in Julia Marda hit
DIT 13	ADSIDL: Stop in Idle Mode bit
	<ul> <li>Discontinue module operation when device enters idle mode</li> <li>Continue module operation in Idle mode</li> </ul>
bit 12	ADDMABM: DMA Buffer Build Mode bit
	<ul> <li>1 = DMA buffers are written in the order of conversion. The module provides an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer</li> <li>0 = DMA buffers are written in Scatter/Gather mode. The module provides a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer</li> </ul>
bit 11	Unimplemented: Read as '0'
bit 10	AD12B: 10-bit or 12-bit Operation Mode bit
	1 = 12-bit, 1-channel ADC operation
	0 = 10-bit, 4-channel ADC operation
bit 9-8	FORM<1:0>: Data Output Format bits
	For 10-bit operation:
	10 = Reserved
	01 = Signed integer (Dout = ssss sssd dddd dddd, where s = .NOT.d<9>)
	00 = Integer (Dout = 0000 00dd dddd dddd)
	For 12-bit operation:
	11 = Reserved
	01 = Signed Integer (DOUT = sass_sddd_dddd_dddd, where s = NOTd<11>)
	00 = Integer (DOUT = 0000 dddd dddd dddd)
bit 7-5	SSRC<2:0>: Sample Clock Source Select bits
	111 = Internal counter ends sampling and starts conversion (auto-convert)
	110 = Reserved
	101 = Reserved 100 = GP timer (Timer 5 for ADC1) compare ends sampling and starts conversion
	011 = Reserved
	010 = GP timer (Timer3 for ADC1) compare ends sampling and starts conversion
	001 = Active transition on INTO pin ends sampling and starts conversion
	000 = Clearing sample bit ends sampling and starts conversion
bit 4	Unimplemented: Read as '0'

# **REGISTER 22-1:** RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER<sup>(1)</sup> (CONTINUED)

bit 7-0	CAL<7:0>: RTC Drift Calibration bits
	11111111 = Minimum negative adjustment; subtracts 4 RTC clock pulses every one minute
	•
	•
	•
	10000000 = Maximum negative adjustment; subtracts 512 RTC clock pulses every one minute 01111111 = Maximum positive adjustment; adds 508 RTC clock pulses every one minute
	•
	•
	•
	00000001 = Minimum positive adjustment; adds 4 RTC clock pulses every one minute 00000000 = No adjustment

### Note 1: The RCFGCAL register is only affected by a POR.

- 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
- 3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

		Standard Operating Conditions: 3.0V to 3.6V							
DC CH	ARACTER	RISTICS	Operating temp	vise state perature	ed) _40°C ≤⊺	ΓA≤+85	°C for Industrial		
				$-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Мах	Units	Conditions		
	lı∟	Input Leakage Current <sup>(2,3)</sup>							
DI50		I/O pins 5V Tolerant <sup>(4)</sup>	—	-	±2	μA	Vss ⊴VPiN ⊴VDD, Pin at high-impedance		
DI51		I/O Pins Not 5V Tolerant <sup>(4)</sup> (Excluding AN9 through AN12)	_	_	±1	μA	Vss ≤VPIN ≤VDD, Pin at high-impedance, 40°C ≤ TA ≤+85°C		
DI51a		I/O Pins Not 5V Tolerant <sup>(4)</sup>	_	_	±2	μA	Shared with external reference pins, 40°C ≤ TA ≤+85°C		
DI51b		I/O Pins Not 5V Tolerant <sup>(4)</sup> (Excluding AN9 through AN12)	_	_	±3.5	μA	Vss ≤VPIN ≤VDD, Pin at high-impedance, -40°C ≤TA ≤+125°C		
DI51c		I/O Pins Not 5V Tolerant <sup>(4)</sup>	_	_	±8	μA	Analog pins shared with external reference pins, -40°C ≤TA ≤+125°C		
DI51d		AN9 through AN12	_	_	±11	μΑ	Vss ≤VPIN ≤VDD, Pin at high-impedance, -40°C ≤TA ≤+85°C		
DI51e		AN9 through AN12	_	_	±13	μA	Vss ≤VPIN ≤VDD, Pin at high-impedance, -40°C ≤TA ≤+125°C		
DI55		MCLR	—	—	±2	μA	Vss ⊴Vpin ⊴Vdd		
DI56		OSC1	—	_	±2	μA	Vss ⊴VPIN ⊴VDD, XT and HS modes		

#### TABLE 28-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.
- **3:** Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for the 5V tolerant I/O pins.
- 5: VIL source < (Vss 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.



#### FIGURE 28-26: PARALLEL MASTER PORT READ TIMING DIAGRAM

# TABLE 28-49: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

AC CHARACTERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param No.	Characteristic	Min.	Тур	Max.	Units	Conditions
PM1	PMALL/PMALH Pulse Width	_	0.5 TCY		ns	-
PM2	Address Out Valid to PMALL/PMALH Invalid (address setup time)	—	0.75 TCY	—	ns	_
PM3	PMALL/PMALH Invalid to Address Out Invalid (address hold time)	—	0.25 TCY	—	ns	
PM5	PMRD Pulse Width	—	0.5 TCY	_	ns	—
PM6	PMRD or PMENB Active to Data In Valid (data setup time)	150	—	_	ns	_
PM7	PMRD or PMENB Inactive to Data In Invalid (data hold time)	_	—	5	ns	

Section Name	Update Description
Section 27.0 "Electrical Characteristics"	Updated Max MIPS for temperature range of -40°C to +125°C in Table 27-1
	Updated typical values in Thermal Packaging Characteristics in Table 27-3
	Added parameters DI11 and DI12 to Table 27-9
	Updated minimum values for parameters D136 (TRW) and D137 (TPE) and removed typical values in Table 27-12
	Added Extended temperature range to Table 27-13
	Updated parameter AD63 and added Note 3 to Table 27-38 and Table 27-39

# TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

# PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

CiRXOVF2 register	
CiTRmnCON register	221
of the state of th	222
CiV/EC register	200
	200
ECAN1 Register Map (C1C1RL1.WIN = 0 or 1)	.39
ECAN1 Register Map (C1CTRL1.WIN = 0)	. 39
ECAN1 Register Map (C1CTRL1.WIN = 1)	.40
Frame Types	200
Modes of Operation	202
	202
Overview	199
ECAN Registers	
Acceptance Filter Enable Register (CiFEN1)	213
Acceptance Filter Extended Identifier Register n	
(CiPXEnEID)	217
(CIIXXI IILID)	217
Acceptance Filter Mask Extended Identifier Register	n
(CiRXMnEID)	219
Acceptance Filter Mask Standard Identifier Register	n
(CiRXMnSID)	219
Acceptance Filter Standard Identifier Register n	
	216
	210
Baud Rate Configuration Register 1 (CICFG1)	211
Baud Rate Configuration Register 2 (CiCFG2)	212
Control Register 1 (CiCTRL1)	204
Control Register 2 (CiCTRI 2)	205
	200
	207
FIFO Status Register (CIFIFO)	208
Filter 0-3 Buffer Pointer Register (CiBUFPNT1)	213
Filter 12-15 Buffer Pointer Register (CiBUFPNT4)	215
Filter 15-8 Mask Selection Register (CiEMSKSEL2)	218
Filter 4.7 Buffer Deinter Degister (CiPLIEDNT2)	214
Filter 7 0 Mark Oakstier Desister (CiDOI FNT2)	214
Filter 7-0 Mask Selection Register (CIFMSKSEL1)	217
Filter 8-11 Buffer Pointer Register (CiBUFPNT3)	214
Interrupt Code Register (CiVEC)	206
Interrupt Enable Register (CiINTE)	210
Interrunt Elag Register (CIINTE)	209
Dessive Duffer Full Desister 1 (CiDXFUL 1)	200
	220
	220
Receive Buffer Full Register 2 (CiRXFUL2)	220 220
Receive Buffer Full Register 2 (CiRXFUL2)	220 220 221
Receive Buffer Full Register 2 (CiRXFUL2) Receive Buffer Overflow Register 2 (CiRXOVF2) Receive Overflow Register (CiRXOVF1)	220 220 221 221
Receive Buffer Full Register 2 (CiRXFUL2)	220 220 221 221 221 211
Receive Buffer Full Register 2 (CiRXFUL2) Receive Buffer Overflow Register 2 (CiRXFUL2) Receive Overflow Register (CiRXOVF1) ECAN Transmit/Receive Error Count Register (CiEC)	220 220 221 221 221 211
Receive Buffer Full Register 1 (CitXFOLT) Receive Buffer Overflow Register 2 (CiRXFUL2) Receive Overflow Register (CiRXOVF1) ECAN Transmit/Receive Error Count Register (CiEC) ECAN TX/RX Buffer m Control Register (CiTRmnCON)	220 220 221 221 221 211 222
Receive Buffer Full Register 1 (CitXFUL2) Receive Buffer Overflow Register 2 (CiRXFUL2) Receive Overflow Register (CiRXOVF1) ECAN Transmit/Receive Error Count Register (CiEC) ECAN TX/RX Buffer m Control Register (CiTRmnCON) Electrical Characteristics	220 220 221 221 211 222 295
Receive Buffer Full Register 1 (CitXF 0E1) Receive Buffer Overflow Register 2 (CiRXFUL2) Receive Overflow Register (CiRXOVF1) ECAN Transmit/Receive Error Count Register (CiEC) ECAN TX/RX Buffer m Control Register (CiTRmnCON) Electrical Characteristics	220 221 221 211 222 295 348
Receive Buffer Full Register 1 (CirXi OL1) Receive Buffer Overflow Register 2 (CiRXFUL2) Receive Overflow Register 2 (CiRXOVF1) ECAN Transmit/Receive Error Count Register (CiEC) ECAN TX/RX Buffer m Control Register (CiTRmnCON) Electrical Characteristics	220 220 221 221 211 222 295 348 199
Receive Buffer Full Register 1 (CirXiFUL2) Receive Buffer Full Register 2 (CiRXFUL2) Receive Overflow Register (CiRXOVF1) ECAN Transmit/Receive Error Count Register (CiEC) ECAN TX/RX Buffer m Control Register (CiTRmnCON) Electrical Characteristics	220 221 221 221 211 222 295 348 199
Receive Buffer Full Register 1 (CirXi OL1) Receive Buffer Overflow Register 2 (CiRXFUL2) Receive Overflow Register 2 (CiRXOVF2) Receive Overflow Register (CiRXOVF1) ECAN Transmit/Receive Error Count Register (CiEC) ECAN TX/RX Buffer m Control Register (CiTRmnCON) Electrical Characteristics AC Enhanced CAN Module. Equations	220 221 221 221 221 222 295 348 199
Receive Buffer Full Register 1 (CirXi OL1) Receive Buffer Overflow Register 2 (CiRXFUL2) Receive Overflow Register 2 (CiRXOVF2) Receive Overflow Register (CiRXOVF1) ECAN Transmit/Receive Error Count Register (CiEC) ECAN TX/RX Buffer m Control Register (CiTRmnCON) Electrical Characteristics AC	220 221 221 221 222 295 348 199
Receive Buffer Full Register 1 (CitXI OL1) Receive Buffer Overflow Register 2 (CiRXFUL2) Receive Overflow Register 2 (CiRXOVF2) Receive Overflow Register (CiRXOVF1) ECAN Transmit/Receive Error Count Register (CiEC) ECAN TX/RX Buffer m Control Register (CiTRmnCON) Electrical Characteristics AC	220 221 221 221 222 295 348 199 120 3
Receive Buffer Full Register 1 (CitXI OL1) Receive Buffer Overflow Register 2 (CiRXFUL2) Receive Overflow Register 2 (CiRXOVF2) Receive Overflow Register (CiRXOVF1) ECAN Transmit/Receive Error Count Register (CiEC) ECAN TX/RX Buffer m Control Register (CiTRmnCON) Electrical Characteristics AC	220 221 221 221 222 295 348 199 120 3
Receive Buffer Full Register 1 (CirXi OL1) Receive Buffer Overflow Register 2 (CiRXFUL2) Receive Overflow Register (CiRXOVF1) ECAN Transmit/Receive Error Count Register (CiEC) ECAN TX/RX Buffer m Control Register (CiTRmnCON) Electrical Characteristics	220 220 221 221 221 222 295 348 199 120 3
Receive Buffer Full Register 2 (CiRXFUL2)	220 220 221 221 221 222 295 348 199 120 3
Receive Buffer Full Register 1 (CirXiFUL2) Receive Buffer Overflow Register 2 (CiRXFUL2) Receive Overflow Register (CiRXOVF1) ECAN Transmit/Receive Error Count Register (CiEC) ECAN TX/RX Buffer m Control Register (CiTRmnCON) Electrical Characteristics	220 220 221 221 221 222 295 348 199 120 3 .53
Receive Buffer Full Register 2 (CiRXFUL2)         Receive Buffer Overflow Register 2 (CiRXOVF2)         Receive Overflow Register (CiRXOVF1)         ECAN Transmit/Receive Error Count Register (CiEC)         ECAN TX/RX Buffer m Control Register (CiTRmnCON)         Electrical Characteristics         AC         Subscription         Equations         Device Operating Frequency         Errata         F         Flash Program Memory         Control Registers         Operations	220 220 221 221 222 295 348 199 120 3 .53 .54 54
Receive Buffer Full Register 1 (CirXi OL1) Receive Buffer Overflow Register 2 (CiRXFUL2) Receive Overflow Register 2 (CiRXOVF1) ECAN Transmit/Receive Error Count Register (CiEC) ECAN TX/RX Buffer m Control Register (CiTRmnCON) Electrical Characteristics AC	220 220 221 221 221 222 295 348 199 120 3 .54 .54 .54
Receive Buffer Full Register 2 (CiRXFUL2)	220 220 221 221 222 295 348 199 120 3 .54 .54 .54
Receive Buffer Full Register 2 (CiRXFUL2)	220 220 221 221 222 295 348 199 120 3 .53 .54 .54 .57 .54
Receive Buffer Full Register 2 (CiRXFUL2)	220 220 221 221 222 295 348 199 120 3 .54 .54 .54 .57 .54 .53
Receive Buffer Full Register 2 (CiRXFUL2)         Receive Buffer Overflow Register 2 (CiRXOVF2)         Receive Overflow Register (CiRXOVF1)         ECAN Transmit/Receive Error Count Register (CiCC)         ECAN TX/RX Buffer m Control Register (CiTRmnCON)         Electrical Characteristics         AC         Equations         Device Operating Frequency         Errata         F         Flash Program Memory.         Control Registers         Operations         Programming Algorithm         RTSP Operation         Table Instructions         Flexible Configuration	220 220 221 221 221 222 295 348 199 120 3 .54 .54 .57 .54 .57 .54 .53 273
Receive Buffer Full Register 2 (CiRXFUL2)         Receive Buffer Overflow Register 2 (CiRXFUL2)         Receive Overflow Register 2 (CiRXOVF1)         ECAN Transmit/Receive Error Count Register (CiEC)         ECAN TX/RX Buffer m Control Register (CiTRmnCON)         Electrical Characteristics         AC         Subscription         Equations         Device Operating Frequency         Errata         F         Flash Program Memory         Control Registers         Operations         Programming Algorithm         RTSP Operation         Table Instructions         Flexible Configuration	220 220 221 221 221 222 295 348 199 120 3 .54 .54 .57 .54 .57 .54 .53 273
Receive Buffer Full Register 2 (CiRXFUL2)	220 220 221 221 222 295 348 199 120 3 .53 .54 .57 .54 .57 .54 .53 273
Receive Buffer Full Register 2 (CiRXFUL2)	220 220 221 221 221 222 295 348 199 120 3 .54 .57 .54 .57 .54 .57 273 273
Receive Buffer Full Register 2 (CiRXFUL2) Receive Buffer Overflow Register 2 (CiRXFUL2) Receive Overflow Register (CiRXOVF1) ECAN Transmit/Receive Error Count Register (CiEC) ECAN TX/RX Buffer m Control Register (CiTRmnCON) Electrical Characteristics	220 220 221 221 221 222 295 348 199 120 3 .54 .57 .54 .57 273 362
Receive Buffer Full Register 1 (CirXi OL1) Receive Buffer Overflow Register 2 (CiRXFUL2) Receive Overflow Register (CiRXOVF1) ECAN Transmit/Receive Error Count Register (CiEC) ECAN TX/RX Buffer m Control Register (CiTRmnCON) Electrical Characteristics	220 220 221 221 221 222 295 348 199 120 3 .53 .54 .54 .57 .54 .53 273 362
Receive Buffer Full Register 1 (CirXi OL1) Receive Buffer Overflow Register 2 (CiRXFUL2) Receive Overflow Register (CiRXOVF1) ECAN Transmit/Receive Error Count Register (CiEC) ECAN TX/RX Buffer m Control Register (CiTRmnCON) Electrical Characteristics	220 220 221 221 221 222 295 348 199 120 3 .53 .54 .54 .57 .54 .53 273 362
Receive Buffer Full Register 1 (CirXi OL1) Receive Buffer Overflow Register 2 (CiRXFUL2) Receive Overflow Register (CiRXOVF1) ECAN Transmit/Receive Error Count Register (CiEC) ECAN TX/RX Buffer m Control Register (CiTRmnCON) Electrical Characteristics	220 220 221 221 221 222 295 348 199 120 3 .54 .54 .54 .55 273 362
Receive Buffer Full Register 2 (CiRXFUL2)         Receive Buffer Overflow Register 2 (CiRXOVF2)         Receive Overflow Register (CiRXOVF1)         ECAN Transmit/Receive Error Count Register (CiEC)         ECAN Tx/RX Buffer m Control Register (CiTRmnCON)         Electrical Characteristics         AC         Solution         AC         Solution         Equations         Device Operating Frequency         Errata         F         Flash Program Memory         Control Registers         Operations         Programming Algorithm         RTSP Operation         Table Instructions         Flexible Configuration         H         High Temperature Electrical Characteristics         345, 3         I         I/O Ports         Parallel I/O (PIO)	220 220 221 221 221 222 295 348 199 120 3 .54 .53 .54 .55 273 362 135 135
Receive Buffer Full Register 2 (CiRXFUL2)	220 220 221 221 221 222 295 348 199 120 3 .54 .54 .57 .54 .55 273 362 135 135
Receive Buffer Full Register 1 (CirXi OL1) Receive Buffer Full Register 2 (CiRXFUL2) Receive Overflow Register (CiRXOVF1) ECAN Transmit/Receive Error Count Register (CiEC) ECAN TX/RX Buffer m Control Register (CiTRmnCON) Electrical Characteristics	220 220 221 221 221 222 225 348 199 120 3 .54 .54 .57 .54 .57 .54 .57 362 362 135 135
Receive Buffer Full Register 2 (CiRXFUL2) Receive Buffer Overflow Register 2 (CiRXFUL2) Receive Overflow Register (CiRXOVF1) ECAN Transmit/Receive Error Count Register (CiEC) ECAN TX/RX Buffer m Control Register (CiTRmnCON) Electrical Characteristics	220 220 221 221 221 222 295 348 199 120 3 .54 .54 .57 .54 .57 273 362 135 135 135 135
Receive Buffer Full Register 2 (CiRXFUL2)         Receive Buffer Overflow Register 2 (CiRXOVF2)         Receive Overflow Register (CiRXOVF1)         ECAN Transmit/Receive Error Count Register (CiCC)         ECAN TX/RX Buffer m Control Register (CiTRmnCON)         Electrical Characteristics         AC         Equations         Device Operating Frequency         Errata         F         Flash Program Memory         Control Registers         Operations         Programming Algorithm         RTSP Operation         Table Instructions         Flexible Configuration         H         High Temperature Electrical Characteristics         9 Parallel I/O (PIO)         Write/Read Timing         I'O Ports         Parallel I/O (PIO)         Write/Read Timing         I'C         Operating Modes         Parailer Modes	220 220 221 221 221 221 222 295 348 199 120 3 .54 .54 .57 .54 .57 362 135 136 135
Receive Buffer Full Register 2 (CiRXFUL2) Receive Buffer Overflow Register 2 (CiRXFUL2) Receive Overflow Register (CiRXOVF1) ECAN Transmit/Receive Error Count Register (CiEC) ECAN TX/RX Buffer m Control Register (CiTRmnCON) Electrical Characteristics	220 220 221 221 221 222 295 348 199 120 3 .53 .54 .57 .54 .57 362 135 136 135 136 185

In-Circuit Emulation	273
In-Circuit Serial Programming (ICSP)2	73, 279
Input Capture	171
Registers	173
Input Change Notification	136
Instruction Addressing Modes	47
File Register Instructions	47
Fundamental Modes Supported	48
MCU Instructions	47
Move and Accumulator Instructions	48
Other Instructions	48
Instruction Set	
Overview	285
Summary	283
Instruction-Based Power-Saving Modes	129
Idle	130
Sleep	129
Internal RC Oscillator	
Use with WDT	278
Internet Address	387
Interrupt Control and Status Registers	73
IECx	73
IFSx	73
INTCON1	73
INTCON2	73
IPCx	73
Interrupt Setup Procedures	106
Initialization	106
Interrupt Disable	106
Interrupt Service Routine	106
Trap Service Routine	106
Interrupt Vector Table (IVT)	69
Interrupts Coincident with Power Save Instructions	130
J	

-		

JTAG Boundary Scan Interface	273
JTAG Interface	279

#### Μ

Memory Organization	25
Microchip Internet Web Site	. 387
Modes of Operation	
Disable	000
Disable	. 202
Initialization	. 202
Listen All Messages	. 202
Listen Only	. 202
Loopback	. 202
Normal Operation	. 202
MPLAB ASM30 Assembler, Linker, Librarian	292
MPLAB Integrated Development Environment Software.	. 291
MPLAB PM3 Device Programmer	. 294
MPLAB REAL ICE In-Circuit Emulator System	. 293
MPLINK Object Linker/MPLIB Object Librarian	. 292
Multi-Bit Data Shifter	23

# Ν

NVM Module Register Map	
0	
Open-Drain Configuration	136
Output Compare	175
Р	
Packaging	363
Details	
Marking	