

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	20 MIPS
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	21
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 10x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj64gp502-h-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

### **REGISTER 6-1: RCON: RESET CONTROL REGISTER<sup>(1)</sup> (CONTINUED)**

- bit 1BOR: Brown-out Reset Flag bit1 = A Brown-out Reset has occurred0 = A Brown-out Reset has not occurredbit 0POR: Power-on Reset Flag bit
  - 1 = A Power-on Reset has occurred
     0 = A Power-on Reset has not occurred
- **Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
  - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		CNIP<2:0>				CMIP<2:0>	
oit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		MI2C1IP<2:0>				SI2C1IP<2:0>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, re	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as '	)'				
bit 14-12	CNIP<2:0>:	Change Notifica	tion Interrup	t Priority bits			
	111 <b>= Interr</b>	upt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
	001 <b>= Interr</b>	upt is priority 1					
	000 <b>= Interr</b>	upt source is dis	abled				
bit 11	Unimpleme	nted: Read as '	)'				
bit 10-8	CMIP<2:0>:	Comparator Inte	errupt Priorit	y bits			
	111 = Interru	upt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interru	upt is priority 1					
	000 = Interru	upt source is dis	abled				
bit 7	Unimpleme	nted: Read as '	)'				
bit 6-4	MI2C1IP<2:	0>: I2C1 Master	Events Inter	rupt Priority bit	s		
	111 = Interru	upt is priority 7 (I	nighest priori	ty interrupt)	-		
	•		0 1	, ,			
	•						
	•						
	001 = Interru	upt is priority 1	abled				
hit 2		nted: Deed on '	abieu .,				
		Ne 1004 Olever	) • • • • • • • • • • • • • • • • • • •				
DIT 2-0	SIZC1IP <z:u< td=""><td></td><td>vents Interru</td><td>Ipt Priority bits</td><td></td><td></td><td></td></z:u<>		vents Interru	Ipt Priority bits			
		upt is priority 7 (I	lignest prior	ty interrupt)			
	•						
	•						
	001 = Interru	upt is priority 1					

### 000 = Interrupt source is disabled

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		C1IP<2:0> <sup>(1)</sup>				C1RXIP<2:0>(1)	
oit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		SPI2IP<2:0>		—		SPI2EIP<2:0>	
oit 7							bit
Legend:							
R = Readab	le bit	W = Writable b	bit	U = Unimple	emented bit, re	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	iown
oit 15	Unimpleme	nted: Read as '0	,	(1)			
oit 14-12	C1IP<2:0>:	ECAN1 Event Int	terrupt Prior	ity bits(")			
	111 = Interr	upt is priority 7 (n	lignest priori	ty interrupt)			
	•						
	•						
	001 = Interr 000 = Interr	upt is priority 1 upt source is disa	abled				
bit 11	Unimpleme	nted: Read as '0	,				
bit 10-8	C1RXIP<2:0	>: ECAN1 Rece	ive Data Re	ady Interrupt P	riority bits <sup>(1)</sup>		
	111 = Interr	upt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 <b>= Interr</b>	upt source is disa	abled				
bit 7	Unimpleme	nted: Read as '0	,				
bit 6-4	SPI2IP<2:0	SPI2 Event Interpreter SPI2 Event Interpreter	errupt Priori	ty bits			
	111 = Interr	upt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 <b>= Interr</b>	upt source is disa	abled				
pit 3	Unimpleme	nted: Read as '0	,				
oit 2-0	SPI2EIP<2:	0>: SPI2 Error In	terrupt Prior	ity bits			
	111 = Interr	upt is priority 7 (h	lighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					

### 000 = Interrupt source is disabled

Note 1: Interrupts disabled on devices without ECAN<sup>™</sup> modules.

Input Name	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<4:0>
External Interrupt 2	INT2	RPINR1	INT2R<4:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<4:0>
Timer3 External Clock	T3CK	RPINR3	T3CKR<4:0>
Timer4 External Clock	T4CK	RPINR4	T4CKR<4:0>
Timer5 External Clock	T5CK	RPINR4	T5CKR<4:0>
Input Capture 1	IC1	RPINR7	IC1R<4:0>
Input Capture 2	IC2	RPINR7	IC2R<4:0>
Input Capture 7	IC7	RPINR10	IC7R<4:0>
Input Capture 8	IC8	RPINR10	IC8R<4:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<4:0>
UART1 Receive	U1RX	RPINR18	U1RXR<4:0>
UART1 Clear To Send	U1CTS	RPINR18	U1CTSR<4:0>
UART2 Receive	U2RX	RPINR19	U2RXR<4:0>
UART2 Clear To Send	U2CTS	RPINR19	U2CTSR<4:0>
SPI1 Data Input	SDI1	RPINR20	SDI1R<4:0>
SPI1 Clock Input	SCK1	RPINR20	SCK1R<4:0>
SPI1 Slave Select Input	SS1	RPINR21	SS1R<4:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<4:0>
SPI2 Clock Input	SCK2	RPINR22	SCK2R<4:0>
SPI2 Slave Select Input	SS2	RPINR23	SS2R<4:0>
ECAN1 Receive	CIRX	RPINR26	CIRXR<4:0>

# TABLE 11-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)<sup>(1)</sup>

**Note 1:** Unless otherwise noted, all inputs use Schmitt input buffers.

### 11.7 I/O Helpful Tips

- 1. In some cases, certain pins as defined in Table 28-9 under "Injection Current", have internal protection diodes to VDD and VSS. The term "Injection Current" is also referred to as "Clamp Current". On designated pins, with sufficient external current limiting precautions by the user, I/O pin input voltages are allowed to be greater or less than the data sheet absolute maximum ratings with nominal VDD with respect to the Vss and VDD supplies. Note that when the user application forward biases either of the high or low side internal input clamp diodes, that the resulting current being injected into the device that is clamped internally by the VDD and VSS power rails, may affect the ADC accuracy by four to six counts.
- I/O pins that are shared with any analog input pin, 2 (i.e., ANx), are always analog pins by default after any reset. Consequently, any pin(s) configured as an analog input pin, automatically disables the digital input pin buffer. As such, any attempt to read a digital input pin will always return a '0' regardless of the digital logic level on the pin if the analog pin is configured. To use a pin as a digital I/O pin on a shared ANx pin, the user application needs to configure the analog pin configuration registers in the ADC module, (i.e., ADxPCFGL, AD1PCFGH), by setting the appropriate bit that corresponds to that I/O port pin to a '1'. On devices with more than one ADC, both analog pin configurations for both ADC modules must be configured as a digital I/O pin for that pin to function as a digital I/O pin.
- **Note:** Although it is not possible to use a digital input pin when its analog function is enabled, it is possible to use the digital I/O output function, TRISx = 0x0, while the analog function is also enabled. However, this is not recommended, particularly if the analog input is connected to an external analog voltage source, which would create signal contention between the analog signal and the output pin driver.

Most I/O pins have multiple functions. Referring to the device pin diagrams in the data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name from left-to-right. The left most function name takes precedence over any function to its right in the naming convention. For example: AN16/T2CK/T7CK/RC1. This indicates that AN16 is the highest priority in this example and will supersede all other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin.

### 11.8 I/O Ports Resources

Many useful resources related to I/O Ports are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532315

### 11.8.1 KEY RESOURCES

- Section 10. "I/O Ports" (DS70193)
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

### 11.9 Peripheral Pin Select Registers

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 family of devices implement 27 registers for remappable peripheral configuration:

- 14 Input Remappable Peripheral Registers:
  - RPINR0-RPINR1, RPINR3-RPINR4, RPINR7, RPINR10-RPINR11, RPINR18-RPINR23 and PRINR26
- 13 Output Remappable Peripheral Registers:
  - RPOR0-RPOR12

Note: Input and Output Register values can only be changed if the IOLOCK bit (OSCCON<6>) is set to '0'. See Section 11.6.3.1 "Control Register Lock" for a specific command sequence.

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
_	—	—			SCK1R<4:0	>					
bit 15							bit 8				
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
	—	—			SDI1R<4:0	>					
bit 7	·	-					bit 0				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'					
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15-13	Unimplemer	nted: Read as '	0'								
bit 12-8	SCK1R<4:0>	SCK1R<4:0>: Assign SPI1 Clock Input (SCK1) to the corresponding RPn pin									
	11111 <b>= Inp</b>	ut tied to Vss									
	11001 <b>= Inp</b>	ut tied to RP25									
	•										
	•										
	•	ut tigd to DD1									
		ut fied to RP1									
bit 7-5	Unimplemen	nted: Read as '	∩ <b>'</b>								
bit $4_0$	SDI1R<4·0>	· Assign SPI1 F	ິ lata Innut (SD	11) to the corre	esponding RPr	nin					
	11111 = Inn	ut tied to Vss			copolicing rail						
	11001 <b>= Inp</b>	11001 = Input tied to RP25									
	•										
	•										
	•										
	00001 <b>= Inp</b>	ut tied to RP1									
	00000 <b>= Inp</b> i	ut tied to RP0									

### REGISTER 11-10: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0
I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7							bit 0
Legend:		U = Unimpler	nented bit, rea	d as '0'			
R = Readable	bit	W = Writable	bit	HS = Set in h	nardware	HC = Cleared	l in hardware
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	I2CEN: I2Cx	Enable bit					
	1 = Enables t 0 = Disables t	the I2Cx modul	e and configur le. All I <sup>2</sup> C pins	are controlled	and SCLX pins a I by port functio	as seriai port pii ns	ns
bit 14	Unimplemen	ted: Read as '	0'		-,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
bit 13	I2CSIDL: Sto	p in Idle Mode	bit				
	1 = Discontin	ue module ope	ration when de	evice enters a	n Idle mode		
	0 = Continue	module operat	ion in Idle mod	le			
bit 12	SCLREL: SC	Lx Release Co	ontrol bit (when	operating as	l <sup>2</sup> C slave)		
	1 = Release S	SCLx clock					
		.x CIOCK IOW (CI	JCK Stretch)				
	Bit is R/W (i.e	<u>.</u> e., software car	n write '0' to ini	tiate stretch a	nd write '1' to re	elease clock). H	lardware clear
	at beginning o	of slave transm	ission. Hardwa	are clear at en	d of slave rece	ption.	
	If STREN = 0	<u>:</u>					<i>.</i> .
	Bit is R/S (i.e.	., software can	only write '1' t	o release cloc	k). Hardware cl	ear at beginning	g of slave
bit 11	IPMIEN: Intel	ligent Peripher	al Managemer	nt Interface (IF	MI) Enable bit		
	1 = IPMI mod	le is enabled; a	all addresses A	cknowledged			
	0 = IPMI mod	le disabled		0			
bit 10	A10M: 10-bit	Slave Address	s bit				
	1 = I2CxADD	is a 10-bit slav	/e address				
hit 0		IS a 7-DIT SIAVE	e address				
DIL 9	1 = Slew rate	control disable					
	0 = Slew rate	control enable	ed				
bit 8	SMEN: SMBI	us Input Levels	bit				
	1 = Enable I/0	O pin threshold	ls compliant wi	th SMBus spe	ecification		
	0 = Disable S	MBus input the	resholds	2			
bit 7	GCEN: Gene	ral Call Enable	bit (when ope	rating as I <sup>2</sup> C s	slave)	DOD	
	1 = Enable in (module is	terrupt when a	general call a	adress is rece	ived in the I2Cx	RSR	
	0 = General c	all address dis	abled				
bit 6	STREN: SCL	x Clock Stretch	n Enable bit (w	hen operating	as I <sup>2</sup> C slave)		
	Used in conju	Inction with SC	LREL bit.	· · ·	,		
	1 = Enable so	oftware or rece	ive clock streto	ching			
	0 = Disable s	ottware or rece	eive clock strete	ching			

# REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER

## PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

### **REGISTER 19-8:** CIEC: ECAN<sup>™</sup> TRANSMIT/RECEIVE ERROR COUNT REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TERRO	CNT<7:0>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			RERRO	CNT<7:0>			
bit 7							bit 0
Legend:	Legend: C = Writeable bit, but only '0' can be written to clear the bit						
R = Readable bit		W = Writable b	Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown						iown	

bit 15-8	<b>TERRCNT&lt;7:0&gt;:</b> Transmit Error Count bits
bit 7-0	<b>RERRCNT&lt;7:0&gt;</b> : Receive Error Count bits

#### REGISTER 19-9: CiCFG1: ECAN™ BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	_	—	_	—	_	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SJW<1:0>				BRF	P<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'					
bit 7-6	SJW<1:0>: Synchronization Jump Width bits					
	11 = Length is 4 x TQ					
	10 = Length is 3 x TQ					
	01 = Length is 2 x TQ					
	00 = Length is 1 x TQ					
bit 5-0	BRP<5:0>: Baud Rate Prescaler bits					
	11 1111 = TQ = 2 x 64 x 1/FCAN					
	•					
	•					
	•					
	00 0010 = TQ = 2 x 3 x 1/FCAN					
	00 0001 = Tq = 2 x 2 x 1/Fcan					
	00 0000 = Tq = 2 x 1 x 1/Fcan					

### PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

### BUFFER 19-7: ECAN™ MESSAGE BUFFER WORD 6

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	te 7			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	te 6			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-8 Byte 7<15:8>: ECAN™ Message Byte 7

bit 7-0 Byte 6<7:0>: ECAN Message Byte 6

#### BUFFER 19-8: ECAN™ MESSAGE BUFFER WORD 7

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
_	—	—	FILHIT<4:0> <sup>(1)</sup>						
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—		—			—		
bit 7							bit 0		
Legend:									
R = Readable b	oit	W = Writable I	e bit U = Unimplemented bit, read as '0'						
-n = Value at P	OR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown						

bit 15-13 Unimplemented: Read as '0'

bit 12-8 FILHIT<4:0>: Filter Hit Code bits<sup>(1)</sup>

Encodes number of filter that resulted in writing this buffer.

bit 7-0 Unimplemented: Read as '0'

Note 1: Only written by module for receive buffers, unused for transmit buffers.

REGISTER 20-2:	AD1CON2: ADC1 CONTROL REGISTER 2
----------------	----------------------------------

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	VCFG<2:0>				CSCNA	CHPS	3<1:0>
bit 15							bit 8
R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUFS			SMPI	<3:0>		BOEM	ALIS
							DILU
Legend:							
R = Readable b	oit	W = Writable	e bit	U = Unimple	emented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is se	et	'0' = Bit is c	leared	x = Bit is unkr	nown
bit 15-13	VCFG<2:0>:	Converter Vo	Itage Reference	Configuratio	n bits		
	4	ADREF+	ADREF-				
	000	Avdd	Avss				
	001 Exte	ernal VREF+	Avss	_			
	010	AVDD	External VREF-	_			
	011 EXT		External VREF-	_			
h# 40 44			Av55				
Dit 12-11		nted: Read as	tions for CLIQ L du	uning Compute	:.		
DIE TO	1 - Scan inr	an input Selec	lions for CHU+ di	inng Sample	e A Dil		
	0 = Do not s	can inputs					
bit 9-8	CHPS<1:0>:	Selects Chan	nels Utilized bits				
	When AD12	B = 1, CHPS<	:1:0> is: U-0, Un	implemente	d, Read as '0'		
	1x = Conver	ts CH0, CH1, ts CH0 and Cl	CH2 and CH3				
	00 = Conver	ts CH0					
bit 7	BUFS: Buffe	r Fill Status bit	t (only valid when	BUFM = 1)			
	1 = ADC is a	currently filling	buffer 0x8-0xF, u	iser should a	access data in 0x	:0-0x7	
1.1.0	0 = ADC is (	currently filling	buffer 0x0-0x7, u	user should a	access data in 0x	(8-0xF	
bit 6	Unimplemen	nted: Read as	°0'	<b>A A a b b a a a b</b>	- h:th	- <b>f</b>   - /	
DIL 5-2	operations p	selects increr er interrupt	nent Rate for Divi	A Addresses	s bits of number	or sample/conv	Version
	1111 = Incre	ments the D	MA address or	generates	interrupt after	completion o	f every 16th
	samp	le/conversion	operation	annoratoo	interrupt offer	completion o	f over 15th
	samp	le/conversion	operation	generates	interrupt alter	completion o	i every iour
	•		•				
	•						
	0001 = Incre 0000 = Incre	ments the DN ments the DN	IA address after o IA address after o	completion o	f every 2nd sam f every sample/c	ole/conversion onversion ope	operation ration
bit 1	BUFM: Buffe	er Fill Mode Se	elect bit	·	, ,	·	
	1 = Starts bu	uffer filling at a	ddress 0x0 on fir	st interrupt a	and 0x8 on next i	nterrupt	
	0 = Always	starts filling bu	ffer at address 0>	<b>k</b> 0			
dit U	ALIS: Altern	ate Input Sam	iple Mode Select	Dit A on first so	mple and Sample	a B on novt co	mnle
	1 = 0  ses ch 0 = Always	uses channel i	nput selects for S	Sample A	mple and Sample		пре

# 23.5 Programmable CRC Registers

### REGISTER 23-1: CRCCON: CRC CONTROL REGISTER

U-0	U-0	R/W-0	R-0	R-0	R-0	R-0	R-0
	_	CSIDL			VWORD<4:0	)>	
bit 15							bit 8
R-0	R-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CRCFUL	CRCMPT	—	CRCGO		PLE	N<3:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-14	Unimplement	ted: Read as '0	,				
bit 13	CSIDL: CRC	Stop in Idle Mo	ode bit				
	1 = Discontin 0 = Continue	ue module opera	eration when o tion in Idle mo	device enters lo ode	dle mode		
bit 12-8	VWORD<4:0	>: Pointer Valu	e bits				
	Indicates the greater than 7	number of val 7, or 16 when F	id words in th PLEN<3:0> is	ne FIFO. Has a less than or eq	a maximum va jual to 7.	alue of 8 when	PLEN<3:0> is
bit 7	CRCFUL: FIF	O Full bit					
	1 = FIFO is f	ull					
	0 = FIFO is n	not full					
bit 6	CRCMPT: FIF	O Empty Bit					
	1 = FIFO is e	empty					
	0 = FIFO is n	not empty	- 1				
bit 5	Unimplemen	ted: Read as	0,				
bit 4	CRCGO: Star	rt CRC bit					
	1 = Start CR	C serial shifter	tor after EIEO	is omntv			
hit 3.0			ath hite	is empty			
DIL 3-0	Penotes the l	enath of the pr	iyui Dilə İvnomial to br	a apparated mi	nue 1		
	Denotes the l	engui oi uie po	nynonnai to be	e generateu mi	1105 1.		

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE,Expr	Branch if greater than or equal	1	1 (2)	None
		BRA	GEU, Expr	Branch if unsigned greater than or equal	1	1 (2)	None
		BRA	GT,Expr	Branch if greater than	1	1 (2)	None
		BRA	GTU, Expr	Branch if unsigned greater than	1	1 (2)	None
		BRA	LE,Expr	Branch if less than or equal	1	1 (2)	None
		BRA	LEU, Expr	Branch if unsigned less than or equal	1	1 (2)	None
		BRA	LT,Expr	Branch if less than	1	1 (2)	None
		BRA	LTU, Expr	Branch if unsigned less than	1	1 (2)	None
		BRA	N, Expr	Branch if Negative	1	1 (2)	None
		BRA	NC, Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN, Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z,Expr	Branch if Zero	1	1 (2)	None
		BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
		BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None

TABLE 26-2: INSTRUCTION SET OVERVIEW

### 28.1 DC Characteristics

#### TABLE 28-1: OPERATING MIPS VS. VOLTAGE

		Max MIPS	
Characteristic	VDD Range (in Volts)	Temp Range (in °C)	PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04
	3.0-3.6V <sup>(1)</sup>	-40°C to +85°C	40
—	3.0-3.6V <sup>(1)</sup>	-40°C to +125°C	40

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized. Refer to parameter BO10 in Table 28-11 for the minimum and maximum BOR values.

#### TABLE 28-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40		+155	°C
Operating Ambient Temperature Range	TA	-40		+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$	PD	PD PINT + PI/O			W
I/O Pin Power Dissipation: I/O = $\Sigma$ ({VDD - VOH} x IOH) + $\Sigma$ (VOL x IOL)					
Maximum Allowed Power Dissipation	PDMAX	(	TJ — TA)/θJ	IA	W

### TABLE 28-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Мах	Unit	Notes
Package Thermal Resistance, 44-pin QFN	θja	30	—	°C/W	1
Package Thermal Resistance, 44-pin TFQP	θја	40	—	°C/W	1
Package Thermal Resistance, 28-pin SPDIP	θја	45		°C/W	1
Package Thermal Resistance, 28-pin SOIC	θја	50	_	°C/W	1
Package Thermal Resistance, 28-pin QFN-S	θја	30	_	°C/W	1

**Note 1:** Junction to ambient thermal resistance, Theta-JA ( $\theta$ JA) numbers are achieved by package simulations.

TABLE 28-29:	SPIx MASTER MODE	(HALF-DUPLEX,	TRANSMIT ONLY	TIMING REQUIREMENTS
--------------	------------------	---------------	---------------	---------------------

			Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+125°C for Extended					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Мах	Units	Conditions	
SP10	TscP	Maximum SCK Frequency	_		15	MHz	See Note 3	
SP20	TscF	SCKx Output Fall Time	_			ns	See parameter DO32 and Note 4	
SP21	TscR	SCKx Output Rise Time	—	—		ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	_		ns	See parameter DO32 and <b>Note 4</b>	
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdiV2scH, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30	—		ns	_	

Note 1: These parameters are characterized, but are not tested in manufacturing.

**2:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

АС СНА	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур <sup>(2)</sup>	Max.	Units	Conditions		
-		Clock	Paramete	ers <sup>(1)</sup>					
AD50	TAD	ADC Clock Period	117.6	_	_	ns	—		
AD51	tRC	ADC Internal RC Oscillator Period	—	250		ns			
	Conversion Rate								
AD55	tCONV	Conversion Time	_	14 Tad		ns	—		
AD56	FCNV	Throughput Rate	_	_	500	Ksps	—		
AD57	TSAMP	Sample Time	3 Tad		_		—		
		Timin	ig Parame	ters					
AD60	tPCS	Conversion Start from Sample Trigger <sup>(2)</sup>	2 Tad	_	3 Tad	—	Auto convert trigger not selected		
AD61	tpss	Sample Start from Setting Sample (SAMP) bit <sup>(2)</sup>	2 Tad	—	3 Tad		—		
AD62	tcss	Conversion Completion to Sample Start (ASAM = $1$ ) <sup>(2)</sup>		0.5 TAD			_		
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On <sup>(2,3)</sup>	_		20	μs			

#### TABLE 28-42: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

**Note 1:** Because the sample caps eventually loses charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

2: These parameters are characterized but not tested in manufacturing.

**3:** The tDPU is the time required for the ADC module to stabilize at the appropriate level when the module is turned on (ADxCON1<ADON>='1'). During this time, the ADC result is indeterminate.

TABLE 29-12: SPIx MODULE SLAVE MODE	(CKE = 0) TIMING REQUIREMENTS
-------------------------------------	-------------------------------

CHARA	AC CTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+150°C for High Temperature			stated)		
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—		35	ns	_
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25	_	—	ns	_
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25		—	ns	_
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15		55	ns	See Note 2

**Note 1:** These parameters are characterized but not tested in manufacturing.

**2:** Assumes 50 pF load on all SPIx pins.

#### TABLE 29-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

CHARAC	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +150^{\circ}C$ for High Temperature			stated)		
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge			35	ns	_
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25	_	_	ns	
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25	-	—	ns	_
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	_	55	ns	See Note 2
HSP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	_	55	ns	_

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Assumes 50 pF load on all SPIx pins.

### 33.1 Package Details

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	INCHES			
Dimens	Dimension Limits		NOM	MAX
Number of Pins	f Pins N			
Pitch	е	.100 BSC		
Top to Seating Plane	A	_	_	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	_	_
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ		_	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

### Revision C (May 2009)

This revision includes minor typographical and formatting changes throughout the data sheet text.

Global changes include:

- Changed all instances of OSCI to OSC1 and OSCO to OSC2
- Changed all instances of VDDCORE and VDDCORE/ VCAP to VCAP/VDDCORE

The other changes are referenced by their respective section in the following table.

TABLE A-2:	MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Microcontrollers"	Updated all pin diagrams to denote the pin voltage tolerance (see " <b>Pin Diagrams</b> ").
	Added Note 2 to the 28-Pin QFN-S and 44-Pin QFN pin diagrams, which references pin connections to Vss.
Section 1.0 "Device Overview"	Updated AVDD in the PINOUT I/O Descriptions (see Table 1-1).
Section 2.0 "Guidelines for Getting Started with 16-bit Microcontrollers"	Added new section to the data sheet that provides guidelines on getting started with 16-bit Digital Signal Controllers.
	Added Peripheral Pin Select (PPS) capability column to Pinout I/O Descriptions (see Table 1-1).
Section 3.0 "CPU"	Updated CPU Core Block Diagram with a connection from the DSP Engine to the Y Data Bus (see Figure 3-1).
Section 4.0 "Memory Organization"	Updated Reset value for CORCON in the CPU Core Register Map (see Table 4-1).
	Updated Reset value for IPC15 in the Interrupt Controller Register Map (see Table 4-4).
	Removed the FLTA1IE bit (IEC3) from the Interrupt Controller Register Map (see Table 4-4).
	Updated bit locations for RPINR25 in the Peripheral Pin Select Input Register Map (see Table 4-19).
	Updated the Reset value for CLKDIV in the System Control Register Map (see Table 4-31).
Section 5.0 "Flash Program Memory"	Updated <b>Section 5.3 "Programming Operations"</b> with programming time formula.
Section 9.0 "Oscillator Configuration"	Updated the Oscillator System Diagram and added Note 2 (see Figure 9-1).
	Updated default bit values for DOZE<2:0> and FRCDIV<2:0> in the Clock Divisor (CLKDIV) Register (see Register 9-2).
	Added a paragraph regarding FRC accuracy at the end of <b>Section 9.1.1</b> " <b>System Clock Sources</b> ".
	Added Note 3 to Section 9.2.2 "Oscillator Switching Sequence".
	Added Note 1 to the FRC Oscillator Tuning (OSCTUN) Register (see Register 9-4).

### Revision E (January 2011)

This includes typographical and formatting changes throughout the data sheet text. In addition, the Preliminary marking in the footer was removed.

All occurrences of VDDCORE have been removed throughout the document.

All other major changes are referenced by their respective section in the following table.

### TABLE A-4: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Microcontrollers"	The high temperature end range was updated to +150°C (see <b>"Operating Range:</b> ").
Section 2.0 "Guidelines for Getting Started with 16-bit Microcontrollers"	The frequency limitation for device PLL start-up conditions was updated in Section 2.7 "Oscillator Value Conditions on Device Start-up".
	The second paragraph in <b>Section 2.9 "Unused I/Os"</b> was updated.
Section 4.0 "Memory Organization"	The All Resets values for the following SFRs in the Timer Register Map were changed (see Table 4-5):
	• TMR3
	• TMR4
	• TMR5
Section 9.0 "Oscillator Configuration"	Added Note 3 to the OSCCON: Oscillator Control Register (see Register 9-1).
	Added Note 2 to the CLKDIV: Clock Divisor Register (see Register 9-2).
	Added Note 1 to the PLLFBD: PLL Feedback Divisor Register (see Register 9-3).
	Added Note 2 to the OSCTUN: FRC Oscillator Tuning Register (see Register 9-4).
Section 20.0 "10-bit/12-bit Analog-to-Digital Converter (ADC1)"	Updated the VREFL references in the ADC1 module block diagrams (see Figure 20-1 and Figure 20-2).
Section 25.0 "Special Features"	Added a new paragraph and removed the third paragraph in Section 25.1 "Configuration Bits".
	Added the column "RTSP Effects" to the dsPIC33F Configuration Bits Descriptions (see Table 25-2).