

Welcome to **E-XFL.COM** 

Embedded - FPGAs (Field Programmable Gate Array) with Microcontrollers: Enhancing Flexibility and Performance

Embedded - FPGAs (Field Programmable Gate Arrays) with Microcontrollers represent a cutting-edge category of electronic components that combine the flexibility of FPGA technology with the processing power of integrated microcontrollers. This hybrid approach offers a versatile solution for designing and implementing complex digital systems that require both programmable logic and embedded processing capabilities.

# What Are Embedded - FPGAs with Microcontrollers?

At their care EDCAs are comisenductor devices that car

| Details                 |   |
|-------------------------|---|
| Product Status          | Obsolete  |
| Core Type               | 8-Bit AVR   |
| Speed                   | 16 MHz  |
| Interface               | I <sup>2</sup> C, UART  |
| Program SRAM Bytes      | 20K-32K   |
| FPGA SRAM               | 18kb  |
| EEPROM Size             | 1M x 8  |
| Data SRAM Bytes         | 4K ~ 16K  |
| FPGA Core Cells         | 2304  |
| FPGA Gates              | 40K   |
| FPGA Registers          | 2862  |
| Voltage - Supply        | 3V ~ 3.6V   |
| Mounting Type           | Surface Mount   |
| Operating Temperature   | 0°C ~ 70°C  |
| Package / Case          | 256-LBGA, CABGA   |
| Supplier Device Package | 256-CABGA (17x17)   |
| Purchase URL            | https://www.e-xfl.com/product-detail/microchip-technology/at94s40al-25dgc |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- V<sub>CC</sub>: 3.0V 3.6V
- 5V Tolerant I/O
- 3.3V 33 MHz PCI Compliant FPGA I/O
  - 20 mA Sink/Source High-performance I/O Structures
  - All FPGA I/O Individually Programmable
- High-performance, Low-power 0.35µ CMOS Five-layer Metal Process
- State-of-the-art Integrated PC-based Software Suite including Co-verification

# 1. Description


The AT94S Series (Secure FPSLIC family) shown in Table 1-1 is a combination of the popular Atmel AT40K Series SRAM FPGAs, the AT17 Series Configuration Memories and the high-performance Atmel AVR 8-bit RISC microcontroller with standard peripherals. Extensive data and instruction SRAM as well as device control and management logic are included in this multi-chip module (MCM).

The embedded AT40K FPGA core is a fully 3.3V PCI-compliant, SRAM-based FPGA with distributed 10 ns programmable synchronous/asynchronous, dual-port/single-port SRAM, 8 global clocks, Cache Logic ability (partially or fully reconfigurable without loss of data) and 5,000 to 40,000 usable gates.

**Table 1-1.** The AT94S Series Family

| Device                     |                 | AT94S05AL  | AT94S10AL  | AT94S40AL  |
|----------------------------|-----------------|------------|------------|------------|
| Configuration Memo         | ory Size        | 1 Mbit     | 1 Mbit     | 1 Mbit     |
| FPGA Gates                 |                 | 5K         | 10K        | 40K        |
| FPGA Core Cells            |                 | 256        | 576        | 2304       |
| FPGA SRAM Bits             |                 | 2048       | 4096       | 18432      |
| FPGA Registers (Total)     |                 | 436        | 846        | 2862       |
| Maximum FPGA User I/O      |                 | 93         | 137        | 162        |
| AVR Programmable I/O Lines |                 | 8          | 16         | 16         |
| Program SRAM Bytes         |                 | 4K - 16K   | 20K - 32K  | 20K - 32K  |
| Data SRAM Bytes            | Data SRAM Bytes |            | 4K - 16K   | 4K - 16K   |
| Hardware Multiplier        | (8-bit)         | Yes        | Yes        | Yes        |
| 2-wire Serial Interfac     | ce              | Yes        | Yes        | Yes        |
| UARTs                      |                 | 2          | 2          | 2          |
| Watchdog Timer             |                 | Yes        | Yes        | Yes        |
| Timer/Counters             |                 | 3          | 3          | 3          |
| Real-time Clock            |                 | Yes        | Yes        | Yes        |
| JTAG ICE                   |                 | Yes        | Yes        | Yes        |
| Typical AVR                | @ 25 MHz        | 19 MIPS    | 19 MIPS    | 19 MIPS    |
| Throughput @ 40 MH         |                 | 30 MIPS    | 30 MIPS    | 30 MIPS    |
| Operating Voltage          |                 | 3.0 - 3.6V | 3.0 - 3.6V | 3.0 - 3.6V |

Figure 1-1. AT94S Architecture



The embedded AVR core achieves throughputs approaching 1 MIPS per MHz by executing powerful instructions in a single-clock-cycle, and allows system designers to optimize power consumption versus processing speed. The AVR core is based on an enhanced RISC architecture that combines a rich instruction set with 32 general-purpose working registers. All 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code-efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers at the same clock frequency. The AVR executes out of on-chip SRAM. Both the FPGA configuration SRAM and AVR instruction code SRAM are automatically loaded at system power-up using Atmel's in-system programmable AT17 Series EEPROM configuration memories, which are part of the AT94S Multi-chip Module (MCM).

State-of-the-art FPSLIC design tools, System Designer, were developed in conjunction with the FPSLIC architecture to help reduce overall time-to-market by integrating microcontroller development and debugging, FPGA development, place and route, and complete system co-verification in one easy-to-use software tool.





### 2. Internal Architecture

For details of the AT94S Secure FPSLIC architecture, please refer to the AT94K FPSLIC datasheet and the AT17 Series Configuration Memory datasheet, available on the Atmel web site at http://www.atmel.com. This document only describes the differences between the AT94S Secure FPSLIC and the AT94K FPSLIC.

# 3. FPSLIC and Configurator Interface

- Fully In-System Programmable and Re-programmable
- When Security Bit Set:
  - Data Verification Disabled
  - Data Transfer to FPSLIC not Externally Visible
  - Secured EEPROM Will Only Boot the FPSLIC Device or Respond to a Chip Erase
- When Security Bit Cleared:
  - Entire Chip Erase Performed
  - In-System Programming Enabled
  - Data Verification Enabled

External Data pins allow for In-System Programming of the device and setting of the EEPROM-based security bit. When the security bit is set (active) this programming connection will only respond to a device erase command. Data cannot be read out of the external programming/data pins when the security bit is set. The part can be re-programmed, but only after first being erased.

# 4. Programming and Configuration Timing Characteristics

Atmel's Configurator Programming Software (CPS), available from the Atmel web site (http://www.atmel.com/dyn/products/tools\_card.asp?tool\_id=3191), creates the programming algorithm for the embedded configurator; however, if you are planning to write your own software or use other means to program the embedded configurator, the section below includes the algorithm and other details.

# 4.1 The FPSLIC Configurator

The FPSLIC Configurator is a serial EEPROM memory which is used to load programmable devices. This document describes the features needed to program the Configurator from within its programming mode (i.e., when SER\_EN is driven Low).

Reference schematics are supplied for ISP applications.

### 4.2 Serial Bus Overview

The serial bus is a two-wire bus; one wire (cSCK) functions as a clock and is provided by the programmer, the second wire (cSDA) is a bi-directional signal and is used to provide data and control information.

Information is transmitted on the serial bus in messages. Each MESSAGE is preceded by a Start Condition and ends with a Stop Condition. The message consists of an integer number of bytes, each byte consisting of 8 bits of data, followed by a ninth Acknowledge Bit. This Acknowledge Bit is provided by the recipient of the transmitted byte. This is possible because devices

# AT94S Secure Family

may only drive the cSDA line Low. The system must provide a small pull-up current (1  $k\Omega$  equivalent) for the cSDA line.

The MESSAGE FORMAT for read and write instructions consists of the bytes shown in "Bit Format" on page 5.

While writing, the programmer is responsible for issuing the instruction and data. While reading, the programmer issues the instruction and acknowledges the data from the Configurator as necessary.


Again, the Acknowledge Bit is asserted on the cSDA line by the receiving device on a byte-bybyte basis.

The factory blanks devices to all zeros before shipping. The array cannot otherwise be "initialized" except by explicitly writing a known value to each location using the serial protocol described herein.


### 4.3 Bit Format

Data on the cSDA pin may change only during the cSCK Low time; whereas Start and Stop Conditions are identified as transitions during the cSCK High time.

### **Write Instruction Message Format**



### Current Address Read (Extended to Sequential Read) Instruction Message Format



# 4.4 Start and Stop Conditions

The Start Condition is indicated by a high-to-low transition of the cSDA line when the cSCK line is High. Similarly, the Stop Condition is generated by a low-to-high transition of the cSDA line when the cSCK line is High, as shown in Figure 4-1.

The Start Condition will return the device to the state where it is waiting for a Device Address (its normal quiescent mode).

The Stop Condition initiates an internally timed write signal whose maximum duration is  $t_{WR}$  (refer to AC Characteristics table for actual value). During this time, the Configurator must remain in programming mode (i.e.,  $\overline{SER}_{EN}$  is driven Low). cSDA and cSCK lines are ignored until the cycle is completed. Since the write cycle typically completes in less than  $t_{WR}$  seconds, we recommend the use of "polling" as described in later sections. Input levels to all other pins should be held constant until the write cycle has been completed.





## 4.5 Acknowledge Bit

The Acknowledge (ACK) Bit shown in Figure 4-1 is provided by the Configurator receiving the byte. The receiving Configurator can accept the byte by asserting a Low value on the cSDA line, or it can refuse the byte by asserting (allowing the signal to be externally pulled up to) a High value on the cSDA line. All bytes from accepted messages must be terminated by either an Acknowledge Bit or a Stop Condition. Following an ACK Bit, when the cSDA line is released during an exchange of control between the Configurator and the programmer, the cSDA line may be pulled High temporarily due to the open-collector output nature of the line. Control of the line must resume before the next rising edge of the clock.

### 4.6 Bit Ordering Protocol

The most significant bit is the first bit of a byte transmitted on the cSDA line for the Device Address Byte and the EEPROM Address Bytes. It is followed by the lesser significant bits until the eighth bit, the least significant bit, is transmitted. However, for Data Bytes (both writing and reading), the first bit transmitted is the least significant bit. This protocol is shown in the diagrams below.

### 4.7 Device Address Byte

The contents of the Device Address Byte are shown below, along with the order in which the bits are clocked into the device.

The  $\overline{\text{CE}}$  pin cannot be used for device selection in programming mode (i.e., when  $\overline{\text{SER\_EN}}$  is drive Low).

Figure 4-1. Start and Stop Conditions




Table 4-1. Device Address Byte




Where: $R/\overline{W}=1$  Read = 0 Write

6

# AT94S Secure Family

### 4.7.1 EEPROM Address




The EEPROM Address consists of three bytes on the 1-Mbit part. Each Address Byte is followed by an Acknowledge Bit (provided by the Configurator). These bytes define the normal address space of the Configurator. The order in which each byte is clocked into the Configurator is also indicated. Unused bits in an Address Byte must be set to "0". Exceptions to this are when reading Device and Manufacturer Codes.





# 4.8 Programming Summary: Write to Whole Device



Notes: 1. The 1-Mbit part requires three EEPROM address bytes; all three bytes must be individually ACK'd by

the EEPROM.

2. Data byte received/sent LSB to MSB.

### 4.8.1 EEPROM Address is Defined as:

 $\mathsf{AT17LV010} \quad \mathsf{0000} \quad \mathsf{000x}_9 \quad \mathsf{x}_8 \mathsf{x}_7 \mathsf{x}_6 \mathsf{x}_5 \quad \mathsf{x}_4 \mathsf{x}_3 \mathsf{x}_2 \mathsf{x}_1 \quad \mathsf{x}_0 \mathsf{000} \quad \quad \mathsf{0000}$ 

Note: where  $X_n ... X_0$  is (PAGE\_COUNT)\b


### 4.8.2 T\_BYTE

AT17LV010 128


### 4.8.3 T\_PAGE

AT17LV010 1024


### START CONDITION



### **STOP CONDITION**



### DATA BIT




### **ACK BIT**



# AT94S Secure Family

# 4.9 Programming Summary: Read from Whole Device



Notes: 1. The 1-Mbit part requires three EEPROM address bytes; all three bytes must be individually ACK'd by

2. Data byte received/sent LSB to MSB


### 4.9.1 EEPROM Address is Defined as:

AT17LV010 00 00 00 \h

### 4.9.2 TT\_BYTE

AT17LV010 131072 \d


### START CONDITION



### STOP CONDITION



### **SAMPLE DATA BIT**



### **ACK BIT**







### 4.9.3 Data Byte

| LSB |     |     |     |     |     |     | MSB |  |
|-----|-----|-----|-----|-----|-----|-----|-----|--|
| D0  | D1  | D2  | D3  | D4  | D5  | D6  | D7  |  |
| 1st | 2nd | 3rd | 4th | 5th | 6th | 7th | 8th |  |

The organization of the Data Byte is shown above. Note that in this case, the Data Byte is clocked into the device LSB first and MSB last.

### 4.9.4 Writing

Writing to the normal address space takes place in pages. A page is 128-bytes long in the 1-Mbit part. The page boundaries are, respectively, addresses where  $A_{E0}$  down to  $A_{E0S}$  are all zero, and  $A_{E6}$  down to  $A_{E0}$  are all zero. Writing can start at any address within a page and the number of bytes written must be 128 for the 1-Mbit part. The first byte is written at the transmitted address. The address is incremented in the Configurator following the receipt of each Data Byte. Only the lower 7 bits of the address are incremented. Thus, after writing to the last byte address within the given page, the address will roll over to the first byte address of the same page. A Write Instruction consists of:

a Start Condition a Device Address Byte with  $R/\overline{W}=0$  An Acknowledge Bit from the Configurator MS Byte of the EEPROM Address An Acknowledge Bit from the Configurator Next Byte of the EEPROM Address An Acknowledge Bit from the Configurator LS Byte of EEPROM Address An Acknowledge Bit from the Configurator One or more Data Bytes (sent to the Configurator) Each followed by an Acknowledge Bit from the Configurator a Stop Condition

### 4.9.4.1 Write Polling

On receipt of the Stop Condition, the Configurator enters an internally-timed write cycle. While the Configurator is busy with this write cycle, it will not acknowledge any transfers. The programmer can start the next page write by sending the Start Condition followed by the Device Address, in effect polling the Configurator. If this is not acknowledged, then the programmer should abandon the transfer without asserting a Stop Condition. The programmer can then repeatedly initiate a write instruction as above, until an acknowledge is received. When the Acknowledge Bit is received, the write instruction should continue by sending the first EEPROM Address Byte to the Configurator.

An alternative to write polling would be to wait a period of  $t_{WR}$  before sending the next page of data or exiting the programming mode. All signals must be maintained during the entire write cycle.

### 4.9.5 Reading

Read instructions are initiated similarly to write instructions. However, with the  $R/\overline{W}$  bit in the Device Address set to one. There are three variants of the read instruction: current address read, random read and sequential read.

For all reads, it is important to understand that the internal Data Byte address counter maintains the last address accessed during the previous read or write operation, incremented by one. This address remains valid between operations as long as the chip power is maintained and the device remains in 2-wire access mode (i.e.,  $\overline{SER}_{EN}$  is driven Low). If the last operation was a read at address n, then the current address would be n + 1. If the final operation was a write at address n, then the current address would again be n + 1 with one exception. If address n was the last byte address in the page, the incremented address n + 1 would "roll over" to the first byte address on the next page.

#### 4.9.5.1 Current Address Read

Once the Device Address (with the R/W select bit set to High) is clocked in and acknowledged by the Configurator, the Data Byte at the current address is serially clocked out by the Configurator in response to the clock from the programmer. The programmer generates a Stop Condition to accept the single byte of data and terminate the read instruction.

A Current Address Read instruction consists of a Start Condition a Device Address with  $R/\overline{W}=1$  An Acknowledge Bit from the Configurator a Data Byte from the Configurator a Stop Condition from the programmer.

#### 4.9.5.2 Random Read

A Random Read is a Current Address Read preceded by an aborted write instruction. The write instruction is only initiated for the purpose of loading the EEPROM Address Bytes. Once the Device Address Byte and the EEPROM Address Bytes are clocked in and acknowledged by the Configurator, the programmer immediately initiates a Current Address Read.

A Random Address Read instruction consists of :

```
a Start Condition a Device Address with R/\overline{W}=0 An Acknowledge Bit from the Configurator MS Byte of the EEPROM Address An Acknowledge Bit from the Configurator Next Byte of the EEPROM Address An Acknowledge Bit from the Configurator LS Byte of EEPROM Address An Acknowledge Bit from the Configurator LS Byte of EEPROM Address An Acknowledge bit from the Configurator a Start Condition a Device Address with R/\overline{W}=1 An Acknowledge Bit from the Configurator a Data Byte from the Configurator a Stop Condition from the programmer.
```



### 4.10 In-System Programming Applications

The AT94S Series Configurators are in-system (re)programmable (ISP). The example shown on the following page supports the following programmer functions:


- 1. Read the Manufacturer's Code and the Device Code.
- 2. Program the device.
- 3. Verify the device data.

While Atmel's Secure FPSLIC Configurators can be programmed from various sources (e.g., on-board microcontrollers or PLDs), the applications shown here are designed to facilitate users of our ATDH2225 Configurator Programming Cable. The typical system setup is shown in Figure 4-2.

The pages within the configuration EEPROM can be selectively rewritten.

This document is limited to example implementations for Atmel's AT94S application.

Figure 4-2. Typical System Setup



The diode connection between the AT94S' RESET pin and the SER\_EN signal allows the external programmer to force the FPGA into a reset state during ISP. This eliminates the potential for contention on the cSCK line. The pull-up resistors required on the lines to RESET, CON and INIT are present on the inputs (internally) to the AT94S FPSLIC, see Figure 4-3.

# 4.11 DC Characteristics<sup>(1)</sup>

 $V_{CC} = 3.3V \pm 10\%, T_A = -40^{\circ}C - 85^{\circ}C^{(2)(3)(4)}$ 

| Symbol          | Parameter                | Test Condition                 | Min                   | Тур  | Max                   | Units |
|-----------------|--------------------------|--------------------------------|-----------------------|------|-----------------------|-------|
| V <sub>CC</sub> | Supply Voltage           |                                | 3.0                   | 3.3  | 3.6                   | V     |
| I <sub>CC</sub> | Supply Current           | V <sub>CC</sub> = 3.6          |                       | 2    | 3                     | mA    |
| I <sub>LL</sub> | Input Leakage Current    | $V_{IN} = V_{CC}$ or $V_{SS}$  |                       | 0.10 | 10                    | μΑ    |
| I <sub>LO</sub> | Output Leakage Current   | $V_{OUT} = V_{CC}$ or $V_{SS}$ |                       | 0.05 | 10                    | μA    |
| V <sub>IH</sub> | High-level Input Voltage |                                | V <sub>CC</sub> x 0.7 |      | V <sub>CC</sub> + 0.5 | V     |
| V <sub>IL</sub> | Low-level Input Voltage  |                                | -0.5                  |      | 0.2                   | V     |
| V <sub>OL</sub> | Output Low-level Voltage | I <sub>OL</sub> = 2.1 mA       |                       |      | 0.4                   | V     |

Notes: 1. Specific to programming mode (i.e., when SER\_EN is driven Low)

2. Commercial temperature range 0°C - 70°C

3. Industrial temperature range -40°C - 85°C

4. This parameter is characterized and is not 100% tested.

# 4.12 AC Characteristics<sup>(1)</sup>

 $V_{CC} = 3.3V \pm 10\%, T_A = -40^{\circ}C - 85^{\circ}C^{(2)(3)(4)}$ 

| Symbol              | Parameter   | Min | Max | Units |
|---------------------|---|-----|-----|-------|
| f <sub>CLOCK</sub>  | Clock Frequency, Clock  |     | 100 | KHz   |
| t <sub>LOW</sub>    | Clock Pulse Width Low   | 4   |     | μs    |
| t <sub>HIGH</sub>   | Clock Pulse Width High  | 4   |     | μs    |
| t <sub>AA</sub>     | Clock Low to Data Out Valid                                   | 0.1 | 1   | μs    |
| t <sub>BUF</sub>    | Time the Bus Must Be Free Before a New Transmission Can Start | 4.5 |     | μs    |
| t <sub>HD;STA</sub> | Start Hold Time   | 2   |     | μs    |
| t <sub>SU;STA</sub> | Start Setup Time  | 2   |     | μs    |
| t <sub>HD DAT</sub> | Data In Hold Time   | 0   |     | μs    |
| t <sub>SU DAT</sub> | Data In Setup Time  | 0.2 |     | μs    |
| t <sub>R</sub>      | Inputs Rise Time  |     | 0.3 | μs    |
| t <sub>F</sub>      | Inputs Fall Time  |     | 0.3 | μs    |
| t <sub>SU STO</sub> | Stop Setup Time   | 2   |     | μs    |
| t <sub>DH</sub>     | Data Out Hold Time  | 0.1 |     | μs    |
| t <sub>WR</sub>     | Write Cycle Time  |     | 20  | ms    |

Notes: 1. Specific to programming mode (i.e., when SER\_EN is driven Low)

2. Commercial temperature range 0°C - 70°C

3. Industrial temperature range -40°C - 85°C

4. This parameter is characterized and is not 100% tested.




## 4.15 Chip Erase Timing

The entire device can be erased at once by writing to a specific address. This operation will erase the entire array. See Table 4-2 for specifics on the write algorithm.

Table 4-2. Chip Erase Cycle Characteristics

| Symbol | Parameter                     |
|--------|-------------------------------|
| Tec    | Chip Erase Cycle Time (25 ms) |

Figure 4-5. Chip Erase Timing Diagram



# 5. Packaging and Pin List information

 Table 5-1.
 Part and Package Combinations Available

| Part # | Package | AT94S05 | AT94S10 | AT94S40 |
|--------|---------|---------|---------|---------|
| BG256  | DG      | 93      | 137     | 162     |
| LQ144  | BQ      | _       | 84      | 84      |

Table 5-2. AT94K JTAG ICE Pin List

|     | AT94S05     | AT94S10      | AT94S40      |
|-----|-------------|--------------|--------------|
| Pin | 96 FPGA I/O | 192 FPGA I/O | 384 FPGA I/O |
| TDI | IO34        | IO50         | IO98         |
| TDO | IO38        | IO54         | IO102        |
| TMS | IO43        | IO63         | IO123        |
| TCK | IO44        | IO64         | IO124        |



Table 5-3.AT94S Pin List

|                        |                         |                         | Packa                   | Package              |  |  |
|------------------------|-------------------------|-------------------------|-------------------------|----------------------|--|--|
| AT94S05<br>96 FPGA I/O | AT94S10<br>144 FPGA I/O | AT94S40<br>288 FPGA I/O | Chip Array 256<br>CABGA | LQ144 <sup>(1)</sup> |  |  |
|                        |                         | FPSLIC Array            |                         |                      |  |  |
| I/O1, GCK1 (A16)       | I/O1, GCK1 (A16)        | I/O1, GCK1 (A16)        | A1                      | 2                    |  |  |
| I/O2 (A17)             | I/O2 (A17)              | I/O2 (A17)              | D4                      | 3                    |  |  |
| I/O3                   | I/O3                    | I/O3                    | D3                      | 4                    |  |  |
| I/O4                   | I/O4                    | I/O4                    | B1                      | 5                    |  |  |
| I/O5 (A18)             | I/O5 (A18)              | I/O5 (A18)              | C2                      | 6                    |  |  |
| I/O6 (A19)             | I/O6 (A19)              | I/O6 (A19)              | C1                      | 7                    |  |  |
|                        |                         | 1/07                    |                         |                      |  |  |
|                        |                         | I/O8                    |                         |                      |  |  |
| NC                     | NC                      | I/O9                    | D2                      |                      |  |  |
| NC                     | NC                      | I/O10                   | D1                      |                      |  |  |
|                        |                         | I/O11                   |                         |                      |  |  |
|                        |                         | I/O12                   |                         |                      |  |  |
|                        |                         | I/O13                   |                         |                      |  |  |
|                        |                         | I/O14                   |                         |                      |  |  |
| 1/07                   | I/O7                    | I/O15                   | E3                      |                      |  |  |
| I/O8                   | I/O8                    | I/O16                   | E4                      |                      |  |  |
| NC                     | I/O9                    | I/O17                   | E2                      |                      |  |  |
| NC                     | I/O10                   | I/O18                   | E1                      |                      |  |  |
|                        |                         | I/O19                   |                         |                      |  |  |
|                        |                         | I/O20                   |                         |                      |  |  |
| NC                     | I/O11                   | I/O21                   | F4                      |                      |  |  |
| NC                     | I/O12                   | I/O22                   | F3                      |                      |  |  |
|                        |                         | I/O23                   |                         |                      |  |  |
|                        |                         | I/O24                   |                         |                      |  |  |
| I/O9, FCK1             | I/O13, FCK1             | I/O25, FCK1             | F1                      | 9                    |  |  |
| I/O10                  | 1/014                   | I/O26                   | G7                      | 10                   |  |  |
| I/O11 (A20)            | I/O15 (A20)             | I/O27 (A20)             | G6                      | 11                   |  |  |
| I/O12 (A21)            | I/O16 (A21)             | I/O28 (A21)             | G4                      | 12                   |  |  |
| NC                     | I/O17                   | I/O29                   | G5                      |                      |  |  |
| NC                     | I/O18                   | I/O30                   | G2                      |                      |  |  |
|                        |                         | I/O31                   |                         |                      |  |  |
|                        |                         | I/O32                   |                         |                      |  |  |

Table 5-3.AT94S Pin List (Continued)

|                        |                         |                         | Packa                   | ige                 |
|------------------------|-------------------------|-------------------------|-------------------------|---------------------|
| AT94S05<br>96 FPGA I/O | AT94S10<br>144 FPGA I/O | AT94S40<br>288 FPGA I/O | Chip Array 256<br>CABGA | LQ144 <sup>(1</sup> |
|                        |                         | I/O33                   |                         |                     |
|                        |                         | I/O34                   |                         |                     |
| NC                     | NC                      | I/O35                   | G1                      |                     |
| NC                     | NC                      | I/O36                   | H7                      |                     |
|                        |                         | I/O37                   |                         |                     |
|                        |                         | I/O38                   |                         |                     |
| NC                     | NC                      | I/O39                   | H6                      |                     |
| NC                     | NC                      | I/O40                   | H5                      |                     |
| NC                     | I/O19                   | I/O41                   | H3                      |                     |
| NC                     | I/O20                   | I/O42                   | H4                      |                     |
| I/O13                  | I/O21                   | I/O43                   | H2                      | 13                  |
| I/O14                  | 1/022                   | I/O44                   | H1                      | 14                  |
|                        |                         | I/O45                   |                         |                     |
|                        |                         | I/O46                   |                         |                     |
| I/O15 (A22)            | I/O23 (A22)             | I/O47 (A22)             | J7                      | 15                  |
| I/O16 (A23)            | I/O24 (A23)             | I/O48 (A23)             | J1                      | 16                  |
| I/O17 (A24)            | I/O25 (A24)             | I/O49 (A24)             | J4                      | 19                  |
| I/O18 (A25)            | I/O26 (A25)             | I/O50 (A25)             | J5                      | 20                  |
|                        |                         | I/O51                   |                         |                     |
|                        |                         | I/O52                   |                         |                     |
| I/O19                  | 1/027                   | I/O53                   | J6                      | 21                  |
| I/O20                  | I/O28                   | I/O54                   | J8                      | 22                  |
| NC                     | I/O29                   | I/O55                   | K1                      |                     |
| NC                     | I/O30                   | I/O56                   | K2                      |                     |
|                        |                         | I/O57                   |                         |                     |
|                        |                         | I/O58                   |                         |                     |
|                        |                         | I/O59                   |                         |                     |
|                        |                         | I/O60                   |                         |                     |
| NC                     | NC                      | I/O61                   | K4                      |                     |
| NC                     | NC                      | I/O62                   | K5                      |                     |
|                        |                         | I/O63                   |                         |                     |
|                        |                         | I/O64                   |                         |                     |
| NC                     | NC                      | I/O65                   | K6                      |                     |
| NC                     | NC                      | I/O66                   | L1                      |                     |



Table 5-3.AT94S Pin List (Continued)

|                        |                         |                         | Packa                   | ige                 |
|------------------------|-------------------------|-------------------------|-------------------------|---------------------|
| AT94S05<br>96 FPGA I/O | AT94S10<br>144 FPGA I/O | AT94S40<br>288 FPGA I/O | Chip Array 256<br>CABGA | LQ144 <sup>(1</sup> |
| NC                     | I/O80                   | I/O164                  | N10                     |                     |
| I/O53 (TD4)            | I/O81 (TD4)             | I/O165 (TD4)            | L10                     | 60                  |
| I/O54 (TD3)            | I/O82 (TD3)             | I/O166 (TD3)            | T11                     | 61                  |
| I/O55                  | I/O83                   | I/O167                  | R11                     | 62                  |
| I/O56                  | I/O84                   | I/O168                  | M11                     | 63                  |
| NC                     | NC                      | I/O169                  | N11                     |                     |
| NC                     | NC                      | I/O170                  | T12                     |                     |
| NC                     | I/O85                   | I/O171                  | R12                     |                     |
| NC                     | I/O86                   | I/O172                  | T13                     |                     |
|                        |                         | I/O173                  |                         |                     |
|                        |                         | I/O174                  |                         |                     |
|                        |                         | I/O175                  |                         |                     |
|                        |                         | I/O176                  |                         |                     |
| NC                     | I/O87                   | I/O177                  | N12                     |                     |
| NC                     | I/O88                   | I/O178                  | P12                     |                     |
| I/O57                  | I/O89                   | I/O179                  | R13                     |                     |
| I/O58                  | I/O90                   | I/O180                  | T14                     |                     |
| NC                     | NC                      | I/O181                  | N13                     |                     |
| NC                     | NC                      | I/O182                  | P13                     |                     |
| I/O59 (TD2)            | I/O91 (TD2)             | I/O183 (TD2)            | T16                     | 65                  |
| I/O60 (TD1)            | I/O92 (TD1)             | I/O184 (TD1)            | P14                     | 66                  |
|                        |                         | I/O185                  |                         |                     |
|                        |                         | I/O186                  |                         |                     |
|                        |                         | I/O187                  |                         |                     |
|                        |                         | I/O188                  |                         |                     |
| I/O61                  | I/O93                   | I/O189                  | R16                     | 67                  |
| I/O62                  | I/O94                   | I/O190                  | P15                     | 68                  |
| I/O63 (TD0)            | I/O95 (TD0)             | I/O191 (TD0)            | N14                     | 69                  |
| I/O64, GCK4            | I/O96, GCK4             | I/O192, GCK4            | P16                     | 70                  |
| CON/CE                 | CON/CE                  | CON/CE                  | N16                     | 72                  |
|                        |                         | FPSLIC Array            |                         |                     |
| RESET                  | RESET                   | RESET                   | M14                     | 74                  |
| PE0                    | PE0                     | PE0                     | M12                     | 75                  |
| PE1                    | PE1                     | PE1                     | M15                     | 76                  |



Table 5-3.AT94S Pin List (Continued)

|                               |                               |                               | Packa                   | ge                   |
|-------------------------------|-------------------------------|-------------------------------|-------------------------|----------------------|
| AT94S05<br>96 FPGA I/O        | AT94S10<br>144 FPGA I/O       | AT94S40<br>288 FPGA I/O       | Chip Array 256<br>CABGA | LQ144 <sup>(1)</sup> |
|                               |                               | FPSLIC Array                  |                         |                      |
| Testclock                     | Testclock                     | Testclock                     | C15                     | 109                  |
| I/O97 (A0)                    | I/O145 (A0)                   | I/O289 (A0)                   | C14                     | 111                  |
| I/O98, GCK7 (A1)              | I/O146, GCK7 (A1)             | I/O290, GCK7 (A1)             | B15                     | 112                  |
| I/O99                         | I/O147                        | I/O291                        | A16                     | 113                  |
| I/O100                        | I/O148                        | I/O292                        | D13                     | 114                  |
|                               |                               | I/O293                        |                         |                      |
|                               |                               | I/O294                        |                         |                      |
| NC                            | NC                            | I/O295                        | C13                     |                      |
| NC                            | NC                            | I/O296                        | B14                     |                      |
| I/O101 ( <del>CS1</del> , A2) | I/O149 ( <del>CS1</del> , A2) | I/O297 ( <del>CS1</del> , A2) | A15                     | 115                  |
| I/O102 (A3)                   | I/O150 (A3)                   | I/O298 (A3)                   | A14                     | 116                  |
|                               |                               | I/O299                        |                         |                      |
|                               |                               | I/O300                        |                         |                      |
| I/O104                        | I/O151                        | I/O301                        | Shared with Test clock  |                      |
| NC                            | I/O152                        | I/O302                        | D12                     |                      |
| I/O103                        | I/O153                        | I/O303                        | C12                     | 117                  |
| NC                            | I/O154                        | I/O304                        | A13                     |                      |
| NC                            | NC                            | I/O305                        | B12                     |                      |
|                               |                               | I/O306                        |                         |                      |
|                               |                               | I/O307                        |                         |                      |
|                               |                               | I/O308                        |                         |                      |
| NC                            | I/O155                        | I/O309                        | A12                     |                      |
| NC                            | I/O156                        | I/O310                        | E11                     |                      |
| NC                            | NC                            | I/O311                        | C11                     |                      |
| NC                            | NC                            | I/O312                        | D11                     |                      |
| I/O105                        | I/O157                        | I/O313                        | A11                     | 119                  |
| I/O106                        | I/O158                        | I/O314                        | F10                     | 120                  |
| NC                            | I/O159                        | I/O315                        | E10                     |                      |
| NC                            | I/O160                        | I/O316                        | D10                     |                      |
| NC                            | NC                            | I/O317                        | C10                     |                      |
| NC                            | NC                            | I/O318                        | B10                     |                      |
|                               |                               | I/O319                        |                         |                      |
|                               |                               | I/O320                        |                         |                      |



Table 5-3.AT94S Pin List (Continued)

|                        | AT94S10<br>144 FPGA I/O | AT94S40<br>288 FPGA I/O | Package                 |                      |
|------------------------|-------------------------|-------------------------|-------------------------|----------------------|
| AT94S05<br>96 FPGA I/O |                         |                         | Chip Array 256<br>CABGA | LQ144 <sup>(1)</sup> |
|                        |                         | I/O355                  |                         |                      |
|                        |                         | I/O356                  |                         |                      |
| NC                     | I/O177                  | I/O357                  | F7                      |                      |
| NC                     | I/O178                  | I/O358                  | A6                      |                      |
| I/O119                 | I/O179                  | I/O359                  | F6                      | 135                  |
| I/O120                 | I/O180                  | I/O360                  | B6                      | 136                  |
|                        |                         | I/O361                  |                         |                      |
|                        |                         | I/O362                  |                         |                      |
| NC                     | I/O181                  | I/O363                  | D6                      |                      |
| NC                     | I/O182                  | I/O364                  | E6                      |                      |
|                        |                         | I/O365                  |                         |                      |
|                        |                         | I/O366                  |                         |                      |
|                        |                         | I/O367                  |                         |                      |
|                        |                         | I/O368                  |                         |                      |
| I/O121                 | I/O183                  | I/O369                  | A5                      |                      |
| I/O122                 | I/O184                  | I/O370                  | B5                      |                      |
| I/O123 (A12)           | I/O185 (A12)            | I/O371 (A12)            | E5                      | 138                  |
| I/O124 (A13)           | I/O186 (A13)            | I/O372 (A13)            | C5                      | 139                  |
|                        |                         | I/O373                  |                         |                      |
|                        |                         | I/O374                  |                         |                      |
|                        |                         | I/O375                  |                         |                      |
|                        |                         | I/O376                  |                         |                      |
|                        |                         | I/O377                  |                         |                      |
|                        |                         | I/O378                  |                         |                      |
| NC                     | I/O187                  | I/O379                  | A4                      |                      |
| NC                     | I/O188                  | I/O380                  | B4                      |                      |
| I/O125                 | I/O189                  | I/O381                  | A3                      | 140                  |
| I/O126                 | I/O190                  | I/O382                  | C4                      | 141                  |
| I/O127 (A14)           | I/O191 (A14)            | I/O383 (A14)            | В3                      | 142                  |
| I/O128, GCK8 (A15)     | I/O192, GCK8 (A15)      | I/O384, GCK8 (A15)      | A2                      | 143                  |

Note: 1. LQ144 is only offered in the AT94S10 and AT94S40.



**Table 5-4.** 256 CABGA and LQ144 V<sub>DD</sub>, V<sub>CC</sub> and GND Pins<sup>(1)</sup>


| Package      | V <sub>DD</sub> (core)                         | V <sub>cc</sub> (I/O)                          | GND  |
|--------------|--|--|--|
| 256<br>CABGA | D14, E7, F12, G3, H9, K10,<br>L13, M13, P4, T9 | B2, G8, G13, H10, K13, L3,<br>M10, R14, T3, T7 | B11, B13, B16, B7, C3, C6, D5, D9, F11, F13, T15, F16, F2, F5, G16, H11, H16, J15, J2, K16, K3, T2, L14, L16, L7, M4, N15, N4, N6, P11, R9, R10, R15, T8 |
| LQ144        | 18, 54, 90, 128                                | 37, 73, 108, 144                               | 1, 8, 17, 27, 35, 45, 55, 64, 71, 91, 100, 110, 118, 127, 137  |

Note: 1. For power rail support for product migration to lower-power devices, refer to the "Designing in Split Power Supply Support for AT94KAL/AX and AT94SAL/AX Devices" application note (doc2308.pdf), available on the Atmel web site, at http://www.atmel.com/dyn/products/app\_notes.asp?family\_id=627.


## 6. Thermal Coefficient Table

| Package Style | Lead Count | Theta J-A [°C/W]<br>0 LFPM | Theta J-A [°C/W]<br>225 LFPM | Theta J-A [°C/W]<br>500 LPFM |
|---------------|------------|----------------------------|------------------------------|------------------------------|
| CABGA         | 256        | 27                         | 23                           | 20                           |
| LQFP          | 144        | 35                         | _                            | _                            |


### 8.2 144L1 - LQFP



Top View



Side View



**Bottom View** 

# COMMON DIMENSIONS

(Unit of Measure = mm)

| SYMBOL | MIN       | NOM  | MAX  | NOTE |
|--------|-----------|------|------|------|
| A1     | 0.05      |      | 0.15 | 6    |
| A2     | 1.35      | 1.40 | 1.45 |      |
| D      | 22.00 BSC |      |      |      |
| D1     | 20.00 BSC |      |      | 2, 3 |
| E      | 22.00 BSC |      |      |      |
| E1     | 20.00 BSC |      |      | 2, 3 |
| е      | 0.50 BSC  |      |      |      |
| b      | 0.17      | 0.22 | 0.27 | 4, 5 |
| L1     | 1.00 REF  |      |      |      |

Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-026 for additional information.

- 2. The top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Dimensions D1 and E1 do not include mold protrusions. Allowable protrusion is 0.25 mm per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall not cause the lead width to exceed the maximum b dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 and 0.5 mm pitch packages.
- 5. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 6. At is defined as the distance from the seating place to the lowest point on the package body.

11/30/01

|  | TITLE  | DRAWING NO. | REV. |
|--|--|-------------|------|
| 2325 Orchard Parkway<br>San Jose, CA 95131 | 144L1, 144-lead (20 x 20 x 1.4 mm Body), Low Profile Plastic Quad Flat Pack (LQFP) | 144L1       | А    |

