



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	I ² C, MMC, SPI, SSC, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	34
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 3.6V
Data Converters	A/D 8x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/atmel/atsam3s1aa-au

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong









3. Signal Description

Table 3-1 gives details on the signal names classified by peripheral.

Table 3-1.	Signal Description List
------------	-------------------------

Signal Name	Function	Туре	Active Level	Voltage reference	Comments				
Power Supplies									
VDDIO	Peripherals I/O Lines and USB transceiver Power Supply	Power			1.62V to 3.6V				
VDDIN	Voltage Regulator Input, ADC, DAC and Analog Comparator Power Supply	Power			1.8V to 3.6V ⁽⁴⁾				
VDDOUT	Voltage Regulator Output	Power			1.8V Output				
VDDPLL	Oscillator and PLL Power Supply	Power			1.62 V to 1.95V				
VDDCORE	Power the core, the embedded memories and the peripherals	Power			1.62V to 1.95V				
GND	Ground	Ground							
	Clocks, Oscilla	ators and PLI	_S						
XIN	Main Oscillator Input	Input			Reset State:				
XOUT	Main Oscillator Output	Output			- PIO Input				
XIN32	Slow Clock Oscillator Input	Input			- Internal Pull-up disabled				
XOUT32	Slow Clock Oscillator Output	Output		VDDIO	- Schmitt Trigger enabled				
PCK0 - PCK2	Programmable Clock Output	Output			Reset State: - PIO Input - Internal Pull-up enabled - Schmitt Trigger enabled ⁽¹⁾				
	Serial Wire/JTAG D	ebug Port - S	WJ-DP						
TCK/SWCLK	Test Clock/Serial Wire Clock	Input		_	Desist Otatas				
TDI	Test Data In	Input		_	- SWJ-DP Mode				
TDO/TRACESWO	Test Data Out / Trace Asynchronous Data Out	Output		VDDIO	- Internal pull-up disabled - Schmitt Trigger enabled ⁽¹⁾				
TMS/SWDIO	Test Mode Select /Serial Wire Input/Output	Input / I/O							
JTAGSEL	JTAG Selection	Input	High		Permanent Internal pull-down				
	Flash N	lemory							
ERASE	Flash and NVM Configuration Bits Erase Command	Input	High	VDDIO	Reset State: - Erase Input - Internal pull-down enabled - Schmitt Trigger enabled ⁽¹⁾				
Reset/Test									
NRST	Synchronous Microcontroller Reset	I/O	Low	VDDIO	Permanent Internal pull-up				
тэт	Test Select	Input			Permanent Internal pull-down				

4.1.3 100-Lead LQFP Pinout

1	ADVREF					
2	GND					
3	PB0/AD4					
4	PC29/AD13					
5	PB1/AD5					
6	PC30/AD14					
7	PB2/AD6					
8	PC31					
9	PB3/AD7					
10	VDDIN					
11	VDDOUT					
12	PA17/PGMD5/AD0					
13	PC26					
14	PA18/PGMD6/AD1					
15	PA21/PGMD9/AD8					
16	VDDCORE					
17	PC27					
18	PA19/PGMD7/AD2					
19	PC15/AD11					
20	PA22/PGMD10/AD9					
21	PC13/AD10					
22	PA23/PGMD1					
23	PC12/AD12					
24	PA20/PGMD8/AD3					
25	PC0					

 Table 4-1.
 100-lead LQFP SAM3S4/2/1C Pinout

26	GND
27	VDDIO
28	PA16/PGMD4
29	PC7
30	PA15/PGMD3
31	PA14/PGMD2
32	PC6
33	PA13/PGMD1
34	PA24/PGMD12
35	PC5
36	VDDCORE
37	PC4
38	PA25/PGMD13
39	PA26/PGMD14
40	PC3
41	PA12/PGMD0
42	PA11/PGMM3
43	PC2
44	PA10/PGMM2
45	GND
46	PA9/PGMM1
47	PC1
48	PA8/XOUT32/ PGMM0
49	PA7/XIN32/ PGMNVALID
50	VDDIO

51	TDI/PB4
52	PA6/PGMNOE
53	PA5/PGMRDY
54	PC28
55	PA4/PGMNCMD
56	VDDCORE
57	PA27/PGMD15
58	PC8
59	PA28
60	NRST
61	TST
62	PC9
63	PA29
64	PA30
65	PC10
66	PA3
67	PA2/PGMEN2
68	PC11
69	VDDIO
70	GND
71	PC14
72	PA1/PGMEN1
73	PC16
74	PA0/PGMEN0
75	PC17

77 JTAGSEL 78 PC18 79 TMS/SWDIO/PB6 80 PC19 81 PA31 82 PC20 83 TCK/SWCLK/PB7 84 PC21 85 VDDCORE 86 PC22 87 ERASE/PB12 88 DDM/PB10 90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	76	TDO/TRACESWO/PB 5
78 PC18 79 TMS/SWDIO/PB6 80 PC19 81 PA31 82 PC20 83 TCK/SWCLK/PB7 84 PC21 85 VDDCORE 86 PC22 87 ERASE/PB12 88 DDM/PB10 89 DDP/PB11 90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 99 PB14/DAC1	77	JTAGSEL
79 TMS/SWDIO/PB6 80 PC19 81 PA31 82 PC20 83 TCK/SWCLK/PB7 84 PC21 85 VDDCORE 86 PC22 87 ERASE/PB12 88 DDM/PB10 89 DDP/PB11 90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	78	PC18
80 PC19 81 PA31 82 PC20 83 TCK/SWCLK/PB7 84 PC21 85 VDDCORE 86 PC22 87 ERASE/PB12 88 DDM/PB10 89 DDP/PB11 90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	79	TMS/SWDIO/PB6
81 PA31 82 PC20 83 TCK/SWCLK/PB7 84 PC21 85 VDDCORE 86 PC22 87 ERASE/PB12 88 DDM/PB10 89 DDP/PB11 90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 99 VDDPLL	80	PC19
82 PC20 83 TCK/SWCLK/PB7 84 PC21 85 VDDCORE 86 PC22 87 ERASE/PB12 88 DDM/PB10 89 DDP/PB11 90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 99 PB14/DAC1	81	PA31
83 TCK/SWCLK/PB7 84 PC21 85 VDDCORE 86 PC22 87 ERASE/PB12 88 DDM/PB10 89 DDP/PB11 90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 99 PB14/DAC1	82	PC20
84 PC21 85 VDDCORE 86 PC22 87 ERASE/PB12 88 DDM/PB10 89 DDP/PB11 90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	83	TCK/SWCLK/PB7
85 VDDCORE 86 PC22 87 ERASE/PB12 88 DDM/PB10 89 DDP/PB11 90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	84	PC21
86 PC22 87 ERASE/PB12 88 DDM/PB10 89 DDP/PB11 90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	85	VDDCORE
87 ERASE/PB12 88 DDM/PB10 89 DDP/PB11 90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	86	PC22
88 DDM/PB10 89 DDP/PB11 90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	87	ERASE/PB12
89 DDP/PB11 90 PC23 91 VDDIO 92 PC24 93 PB13/DACO 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	88	DDM/PB10
90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	89	DDP/PB11
91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	90	PC23
92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	91	VDDIO
93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	92	PC24
94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	93	PB13/DAC0
95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	94	PC25
96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	95	GND
97PB9/PGMCK/XIN98VDDIO99PB14/DAC1100VDDPLL	96	PB8/XOUT
98VDDIO99PB14/DAC1100VDDPLL	97	PB9/PGMCK/XIN
99 PB14/DAC1 100 VDDPLL	98	VDDIO
100 VDDPLL	99	PB14/DAC1
	100	VDDPLL





4.2.1 64-Lead LQFP and QFN Pinout

64-pin version SAM3S devices are pin-to-pin compatible with AT91SAM7S legacy products. Furthermore, SAM3S products have new functionalities shown in italic in Table 4-3.

1	ADVREF	17	GND	33 TDI/PB4		49	TDO/TRACESWO/PB5
2	GND	18	VDDIO	34	PA6/PGMNOE	50	JTAGSEL
3	PB0/AD4	19	PA16/PGMD4	35	PA5/PGMRDY	51	TMS/SWDIO/PB6
4	PB1/AD5	20	PA15/PGMD3	36	PA4/PGMNCMD	52	PA31
5	PB2/AD6	21	PA14/PGMD2	37	PA27/PGMD15	53	TCK/SWCLK/PB7
6	PB3/AD7	22	PA13/PGMD1	38	PA28	54	VDDCORE
7	VDDIN	23	PA24/PGMD12	39	NRST	55	ERASE/PB12
8	VDDOUT	24	VDDCORE	40	TST	56	DDM/PB10
9	PA17/PGMD5/ AD <i>0</i>	25	PA25/PGMD13	41	PA29	57	DDP/PB11
10	PA18/PGMD6/ AD1	26	PA26/PGMD14	42	PA30	58	VDDIO
11	PA21/PGMD9/ AD8	27	PA12/PGMD0	43	PA3	59	PB13/DAC0
12	VDDCORE	28	PA11/PGMM3	44	PA2/PGMEN2	60	GND
13	PA19/PGMD7/ AD2	29	PA10/PGMM2	45	VDDIO	61	XOUT/PB8
14	PA22/PGMD10/ AD9	30	PA9/PGMM1	46	GND	62	XIN/PGMCK/PB9
15	PA23/PGMD11	31	PA8/ <i>XOUT32/</i> PGMM0	47	PA1/PGMEN1	63	PB14/DAC1
16	PA20/PGMD8/ AD3	32	PA7/ <i>XIN32/</i> PGMNVALID	48	PA0/PGMEN0	64	VDDPLL

Table 4-3.64-pin SAM3S4/2/1B Pinout

Note: The bottom pad of the QFN package must be connected to ground.



4.3.1 48-Lead LQFP and QFN Pinout

1	ADVREF	13	VDDIO		25	TDI/PB4	37	TDO/TRACESWO/ PB5
2	GND	14	PA16/PGMD4		26	PA6/PGMNOE	38	JTAGSEL
3	PB0/AD4	15	PA15/PGMD3		27	PA5/PGMRDY	39	TMS/SWDIO/PB6
4	PB1/AD5	16	PA14/PGMD2		28	PA4/PGMNCMD	40	TCK/SWCLK/PB7
5	PB2/AD6	17	PA13/PGMD1	1	29	NRST	41	VDDCORE
6	PB3/AD7	18	VDDCORE	1	30	TST	42	ERASE/PB12
7	VDDIN	19	PA12/PGMD0	1	31	PA3	43	DDM/PB10
8	VDDOUT	20	PA11/PGMM3	1	32	PA2/PGMEN2	44	DDP/PB11
9	PA17/PGMD5/ AD0	21	PA10/PGMM2		33	VDDIO	45	XOUT/PB8
10	PA18/PGMD6/ AD1	22	PA9/PGMM1		34	GND	46	XIN/PB9/PGMCK
11	PA19/PGMD7/ AD2	23	PA8/ <i>XOUT32/</i> PGMM0		35	PA1/PGMEN1	47	VDDIO
12	PA20/AD3	24	PA7/ <i>XIN32/</i> PGMNVALID		36	PA0/PGMEN0	48	VDDPLL

Table 4-4.48-pin SAM3S4/2/1A Pinout

Note: The bottom pad of the QFN package must be connected to ground.



- WKUPEN0-15 pins (level transition, configurable debouncing)
- Supply Monitor alarm
- RTC alarm
- RTT alarm

5.5.2 Wait Mode

The purpose of the wait mode is to achieve very low power consumption while maintaining the whole device in a powered state for a startup time of less than 10 μ s. Current Consumption in Wait mode is typically 15 μ A (total current consumption) if the internal voltage regulator is used or 8 μ A if an external regulator is used.

In this mode, the clocks of the core, peripherals and memories are stopped. However, the core, peripherals and memories power supplies are still powered. From this mode, a fast start up is available.

This mode is entered via Wait for Event (WFE) instructions with LPM = 1 (Low Power Mode bit in PMC_FSMR). The Cortex-M3 is able to handle external events or internal events in order to wake-up the core (WFE). This is done by configuring the external lines WUP0-15 as fast startup wake-up pins (refer to Section 5.7 "Fast Startup"). RTC or RTT Alarm and USB wake-up events can be used to wake up the CPU (exit from WFE).

Entering Wait Mode:

- Select the 4/8/12 MHz fast RC oscillator as Main Clock
- Set the LPM bit in the PMC Fast Startup Mode Register (PMC_FSMR)
- Execute the Wait-For-Event (WFE) instruction of the processor
- Note: Internal Main clock resynchronization cycles are necessary between the writing of MOSCRCEN bit and the effective entry in Wait mode. Depending on the user application, Waiting for MOSCRCEN bit to be cleared is recommended to ensure that the core will not execute undesired instructions.

5.5.3 Sleep Mode

The purpose of sleep mode is to optimize power consumption of the device versus response time. In this mode, only the core clock is stopped. The peripheral clocks can be enabled. The current consumption in this mode is application dependent.

This mode is entered via Wait for Interrupt (WFI) or Wait for Event (WFE) instructions with LPM = 0 in PMC_FSMR.

The processor can be woke up from an interrupt if WFI instruction of the Cortex M3 is used, or from an event if the WFE instruction is used to enter this mode.

5.5.4 Low Power Mode Summary Table

The modes detailed above are the main low power modes. Each part can be set to on or off separately and wake up sources can be individually configured. Table 5-1 below shows a summary of the configurations of the low power modes.

 Table 5-1.
 Low Power Mode Configuration Summary

Mode	SUPC, 32 kHz Oscillator RTC RTT Backup Registers, POR (Backup Region)	Regulator	Core Memory Peripherals	Mode Entry	Potential Wake Up Sources	Core at Wake Up	PIO State while in Low Power Mode	PIO State at Wake Up	Consumption	Wake-up Time ⁽¹⁾
Backup Mode	ON	OFF	OFF (Not powered)	WFE +SLEEPDEEP bit = 1	WUP0-15 pins SM alarm RTC alarm RTT alarm	Reset	Previous state saved	PIOA & PIOB & PIOC Inputs with pull ups	3 μΑ typ ⁽⁴⁾	< 0.1 ms
Wait Mode	ON	ON	Powered (Not clocked)	WFE +SLEEPDEEP bit = 0 +LPM bit = 1	Any Event from: Fast startup through WUP0-15 pins RTC alarm RTT alarm USB wake-up	Clocked back	Previous state saved	Unchanged	5 μΑ/15 μΑ ⁽⁵⁾	< 10 µs
Sleep Mode	ON	ON	Powered ⁽⁷⁾ (Not clocked)	WFE or WFI +SLEEPDEEP bit = 0 +LPM bit = 0	Entry mode =WFI Interrupt Only; Entry mode =WFE Any Enabled Interrupt and/or Any Event from: Fast start-up through WUP0-15 pins RTC alarm RTT alarm USB wake-up	Clocked back	Previous state saved	Unchanged	(6)	(6)

Notes: 1. When considering wake-up time, the time required to start the PLL is not taken into account. Once started, the device works with the 4/8/12 MHz fast RC oscillator. The user has to add the PLL start-up time if it is needed in the system. The wake-up time is defined as the time taken for wake up until the first instruction is fetched.

- 2. The external loads on PIOs are not taken into account in the calculation.
- 3. Supply Monitor current consumption is not included.
- 4. Total Current consumption.
- 5. 5 μA on VDDCORE, 15 μA for total current consumption (using internal voltage regulator), 8 μA for total current consumption (without using internal voltage regulator).
- 6. Depends on MCK frequency.
- 7. In this mode the core is supplied and not clocked but some peripherals can be clocked.



5.7 Fast Startup

The device allows the processor to restart in a few microseconds while the processor is in wait mode. A fast start up can occur upon detection of a low level on one of the 19 wake-up inputs (WKUP0 to 15 + SM + RTC + RTT).

The fast restart circuitry, as shown in Figure 5-5, is fully asynchronous and provides a fast startup signal to the Power Management Controller. As soon as the fast start-up signal is asserted, the PMC automatically restarts the embedded 4/8/12 MHz fast RC oscillator, switches the master clock on this 4MHz clock and reenables the processor clock.



Figure 5-5. Fast Start-Up Circuitry



9. Memories

9.1 Embedded Memories

9.1.1 Internal SRAM

The ATSAM3S4 product (256-Kbyte internal Flash version) embeds a total of 48 Kbytes high-speed SRAM.

The ATSAM3S2 product (128-Kbyte internal Flash version) embeds a total of 32 Kbytes highspeed SRAM.

The ATSAM3S1 product (64-Kbyte internal Flash version) embeds a total of 16 Kbytes high-speed SRAM.

The SRAM is accessible over System Cortex-M3 bus at address 0x2000 0000.

The SRAM is in the bit band region. The bit band alias region is mapped from 0x2200 0000 to 0x23FF FFFF.

9.1.2 Internal ROM

The SAM3S product embeds an Internal ROM, which contains the SAM Boot Assistant (SAM-BA), In Application Programming routines (IAP) and Fast Flash Programming Interface (FFPI).

At any time, the ROM is mapped at address 0x0080 0000.

9.1.3 Embedded Flash

9.1.3.1 Flash Overview

The Flash of the ATSAM3S4 (256-Kbytes internal Flash version) is organized in one bank of 1024 pages (Single plane) of 256 bytes.

The Flash of the ATSAM3S2 (128-Kbytes internal Flash version) is organized in one bank of 512 pages (Single plane) of 256 bytes.

The Flash of the ATSAM3S1 (64-Kbytes internal Flash version) is organized in one bank of 256 pages (Single plane) of 256 bytes.

The Flash contains a 128-byte write buffer, accessible through a 32-bit interface.

9.1.3.2 Flash Power Supply

The Flash is supplied by VDDCORE.

9.1.3.3 Enhanced Embedded Flash Controller

The Enhanced Embedded Flash Controller (EEFC) manages accesses performed by the masters of the system. It enables reading the Flash and writing the write buffer. It also contains a User Interface, mapped on the APB.

The Enhanced Embedded Flash Controller ensures the interface of the Flash block with the 32bit internal bus. Its 128-bit wide memory interface increases performance.

The user can choose between high performance or lower current consumption by selecting either 128-bit or 64-bit access. It also manages the programming, erasing, locking and unlocking sequences of the Flash using a full set of commands.





10.1 System Controller and Peripherals Mapping

Please refer to Section 8-1 "SAM3S Product Mapping" on page 30.

All the peripherals are in the bit band region and are mapped in the bit band alias region.

10.2 Power-on-Reset, Brownout and Supply Monitor

The SAM3S embeds three features to monitor, warn and/or reset the chip:

- Power-on-Reset on VDDIO
- Brownout Detector on VDDCORE
- Supply Monitor on VDDIO

10.2.1 Power-on-Reset

The Power-on-Reset monitors VDDIO. It is always activated and monitors voltage at start up but also during power down. If VDDIO goes below the threshold voltage, the entire chip is reset. For more information, refer to the Electrical Characteristics section of the datasheet.

10.2.2 Brownout Detector on VDDCORE

The Brownout Detector monitors VDDCORE. It is active by default. It can be deactivated by software through the Supply Controller (SUPC_MR). It is especially recommended to disable it during low-power modes such as wait or sleep modes.

If VDDCORE goes below the threshold voltage, the reset of the core is asserted. For more information, refer to the Supply Controller (SUPC) and Electrical Characteristics sections of the datasheet.

10.2.3 Supply Monitor on VDDIO

The Supply Monitor monitors VDDIO. It is not active by default. It can be activated by software and is fully programmable with 16 steps for the threshold (between 1.9V to 3.4V). It is controlled by the Supply Controller (SUPC). A sample mode is possible. It allows to divide the supply monitor power consumption by a factor of up to 2048. For more information, refer to the SUPC and Electrical Characteristics sections of the datasheet.

10.3 Reset Controller

The Reset Controller is based on a Power-on-Reset cell, and a Supply Monitor on VDDCORE.

The Reset Controller is capable to return to the software the source of the last reset, either a general reset, a wake-up reset, a software reset, a user reset or a watchdog reset.

The Reset Controller controls the internal resets of the system and the NRST pin input/output. It is capable to shape a reset signal for the external devices, simplifying to a minimum connection of a push-button on the NRST pin to implement a manual reset.

The configuration of the Reset Controller is saved as supplied on VDDIO.

10.4 Supply Controller (SUPC)

The Supply Controller controls the power supplies of each section of the processor and the peripherals (via Voltage regulator control)

The Supply Controller has its own reset circuitry and is clocked by the 32 kHz Slow clock generator.

SAM3S Summary





The SysTick calibration value is fixed at 8000 which allows the generation of a time base of 1 ms with SystTick clock at 8 MHz (max HCLK/8 = 64 MHz/8).

10.7 Watchdog Timer

- 16-bit key-protected only-once-Programmable Counter
- Windowed, prevents the processor to be in a dead-lock on the watchdog access.

10.8 SysTick Timer

- 24-bit down counter
- Self-reload capability
- Flexible System timer

10.9 Real Time Timer

- Real Time Timer, allowing backup of time with different accuracies
 - 32-bit free-running back-up counter
 - Integrates a 16-bit programmable prescaler running on slow clock



11. Peripherals

11.1 Peripheral Identifiers

Table 11-1 defines the Peripheral Identifiers of the SAM3S. A peripheral identifier is required for the control of the peripheral interrupt with the Nested Vectored Interrupt Controller and for the control of the peripheral clock with the Power Management Controller.

Table 11-1.Peripheral Identifiers

Instance ID	Instance Name	NVIC Interrupt	PMC Clock Control	Instance Description
0	SUPC	X		Supply Controller
1	RSTC	X		Reset Controller
2	RTC	X		Real Time Clock
3	RTT	X		Real Time Timer
4	WDT	X		Watchdog Timer
5	PMC	X		Power Management Controller
6	EEFC	X		Enhanced Embedded Flash Controller
7	-	-		Reserved
8	UART0	X	X	UART 0
9	UART1	X	X	UART 1
10	SMC	X	X	SMC
11	PIOA	X	X	Parallel I/O Controller A
12	PIOB	X	X	Parallel I/O Controller B
13	PIOC	X	X	Parallel I/O Controller C
14	USART0	X	X	USART 0
15	USART1	X	X	USART 1
16	-	-	-	Reserved
17	-	-	-	Reserved
18	HSMCI	X	X	High Speed Multimedia Card Interface
19	TWI0	X	X	Two Wire Interface 0
20	TWI1	X	X	Two Wire Interface 1
21	SPI	X	X	Serial Peripheral Interface
22	SSC	Х	X	Synchronous Serial Controller
23	TC0	X	X	Timer/Counter 0
24	TC1	Х	X	Timer/Counter 1
25	TC2	Х	X	Timer/Counter 2
26	TC3	Х	X	Timer/Counter 3
27	TC4	Х	X	Timer/Counter 4
28	TC5	Х	X	Timer/Counter 5
29	ADC	Х	X	Analog-to-Digital Converter
30	DACC	X	X	Digital-to-Analog Converter
31	PWM	X	X	Pulse Width Modulation
32	CRCCU	X	X	CRC Calculation Unit
33	ACC	X	X	Analog Comparator
34	UDP	X	X	USB Device Port



11.2.1 PIO Controller A Multiplexing

			, <i>,</i>			
I/O Line	Peripheral A	Peripheral B	Peripheral C	Extra Function	System Function	Comments
PA0	PWMH0	TIOA0	A17	WKUP0		High drive
PA1	PWMH1	TIOB0	A18	WKUP1		High drive
PA2	PWMH2	SCK0	DATRG	WKUP2		High drive
PA3	TWD0	NPCS3				High drive
PA4	TWCK0	TCLK0		WKUP3		
PA5	RXD0	NPCS3		WKUP4		
PA6	TXD0	PCK0				
PA7	RTS0	PWMH3			XIN32	
PA8	CTS0	ADTRG		WKUP5	XOUT32	
PA9	URXD0	NPCS1	PWMFI0	WKUP6		
PA10	UTXD0	NPCS2				
PA11	NPCS0	PWMH0		WKUP7		
PA12	MISO	PWMH1				
PA13	MOSI	PWMH2				
PA14	SPCK	PWMH3		WKUP8		
PA15	TF	TIOA1	PWML3	WKUP14/PIODCEN1		
PA16	тк	TIOB1	PWML2	WKUP15/PIODCEN2		
PA17	TD	PCK1	PWMH3	AD0		
PA18	RD	PCK2	A14	AD1		
PA19	RK	PWML0	A15	AD2/WKUP9		
PA20	RF	PWML1	A16	AD3/WKUP10		
PA21	RXD1	PCK1		AD8		64/100-pin versions
PA22	TXD1	NPCS3	NCS2	AD9		64/100-pin versions
PA23	SCK1	PWMH0	A19	PIODCCLK		64/100-pin versions
PA24	RTS1	PWMH1	A20	PIODC0		64/100-pin versions
PA25	CTS1	PWMH2	A23	PIODC1		64/100-pin versions
PA26	DCD1	TIOA2	MCDA2	PIODC2		64/100-pin versions
PA27	DTR1	TIOB2	MCDA3	PIODC3		64/100-pin versions
PA28	DSR1	TCLK1	MCCDA	PIODC4		64/100-pin versions
PA29	RI1	TCLK2	MCCK	PIODC5		64/100-pin versions
PA30	PWML2	NPCS2	MCDA0	WKUP11/PIODC6		64/100-pin versions
PA31	NPCS1	PCK2	MCDA1	PIODC7		64/100-pin versions

 Table 11-2.
 Multiplexing on PIO Controller A (PIOA)

11.2.2 PIO Controller B Multiplexing

I/O Line	Peripheral A	Peripheral B	Peripheral C	Extra Function	System Function	Comments
PB0	PWMH0			AD4		
PB1	PWMH1			AD5		
PB2	URXD1	NPCS2		AD6/ WKUP12		
PB3	UTXD1	PCK2		AD7		
PB4	TWD1	PWMH2			TDI	
PB5	TWCK1	PWML0		WKUP13	TDO/TRACESWO	
PB6					TMS/SWDIO	
PB7					TCK/SWCLK	
PB8					XOUT	
PB9					XIN	
PB10					DDM	
PB11					DDP	
PB12	PWML1				ERASE	
PB13	PWML2	PCK0		DAC0		64/100-pin versions
PB14	NPCS1	PWMH3		DAC1		64/100-pin versions

 Table 11-3.
 Multiplexing on PIO Controller B (PIOB)



- Interval Measurement
- Pulse Generation
- Delay Timing
- Pulse Width Modulation
- Up/down Capabilities
- Each channel is user-configurable and contains:
 - Three external clock inputs
 - Five internal clock inputs
 - Two multi-purpose input/output signals
- Two global registers that act on all three TC Channels
- Quadrature decoder
 - Advanced line filtering
 - Position / revolution / speed
- 2-bit Gray Up/Down Counter for Stepper Motor

12.7 Pulse Width Modulation Controller (PWM)

- One Four-channel 16-bit PWM Controller, 16-bit counter per channel
- Common clock generator, providing Thirteen Different Clocks
 - A Modulo n counter providing eleven clocks
 - Two independent Linear Dividers working on modulo n counter outputs
 - High Frequency Asynchronous clocking mode
- Independent channel programming
 - Independent Enable Disable Commands
 - Independent Clock Selection
 - Independent Period and Duty Cycle, with Double Buffering
 - Programmable selection of the output waveform polarity
 - Programmable center or left aligned output waveform
 - Independent Output Override for each channel
 - Independent complementary Outputs with 12-bit dead time generator for each channel
 - Independent Enable Disable Commands
 - Independent Clock Selection
 - Independent Period and Duty Cycle, with Double Buffering
- Synchronous Channel mode
 - Synchronous Channels share the same counter
 - Mode to update the synchronous channels registers after a programmable number of periods
- Connection to one PDC channel
 - Offers Buffer transfer without Processor Intervention, to update duty cycle of synchronous channels
- independent event lines which can send up to 4 triggers on ADC within a period





- Programmable Fault Input providing an asynchronous protection of outputs
- Stepper motor control (2 Channels)

12.8 High Speed Multimedia Card Interface (HSMCI)

- 4-bit or 1-bit Interface
- Compatibility with MultiMedia Card Specification Version 4.3
- Compatibility with SD and SDHC Memory Card Specification Version 2.0
- Compatibility with SDIO Specification Version V1.1.
- Compatibility with CE-ATA Specification 1.1
- Cards clock rate up to Master Clock divided by 2
- Boot Operation Mode support
- High Speed mode support
- Embedded power management to slow down clock rate when not used
- HSMCI has one slot supporting
 - One MultiMediaCard bus (up to 30 cards) or
 - One SD Memory Card
 - One SDIO Card
- Support for stream, block and multi-block data read and write

12.9 USB Device Port (UDP)

- USB V2.0 full-speed compliant,12 Mbits per second.
- Embedded USB V2.0 full-speed transceiver
- Embedded 2688-byte dual-port RAM for endpoints
- Eight endpoints
 - Endpoint 0: 64 bytes
 - Endpoint 1 and 2: 64 bytes ping-pong
 - Endpoint 3: 64 bytes
 - Endpoint 4 and 5: 512 bytes ping-pong
 - Endpoint 6 and 7: 64 bytes ping-pong
 - Ping-pong Mode (two memory banks) for Isochronous and bulk endpoints
- Suspend/resume logic
- Integrated Pull-up on DDP
- Pull-down resistor on DDM and DDP when disabled

12.10 Analog-to-Digital Converter (ADC)

- up to 16 Channels,
- 10/12-bit resolution
- up to 1 MSample/s
- programmable sequence of conversion on each channel
- Integrated temperature sensor
- Single ended/differential conversion





fff

0.08



0.0031



0 1 1		Millimeter		Inch			
Symbol	Min	Nom	Мах	Min	Nom	Max	
А	_	_	1.60	_	_	0.063	
A1	0.05	_	0.15	0.002	_	0.006	
A2	1.35	1.40	1.45	0.053	0.055	0.057	
D	9.00 BSC			0.354 BSC			
D1	7.00 BSC			0.276 BSC			
E	9.00 BSC			0.354 BSC			
E1	7.00 BSC			0.276 BSC			
R2	0.08	-	0.20	0.003	_	0.008	
R1	0.08	-	_	0.003	_	_	
q	0°	3.5°	7 °	0°	3.5°	7 °	
θ1	0°	-	_	0°	_	_	
θ2	11°	12°	13°	11°	12°	13°	
θ_3	11°	12°	13°	11°	12°	13°	
С	0.09	-	0.20	0.004	_	0.008	
L	0.45	0.60	0.75	0.018	0.024	0.030	
L1	1.00 REF			0.039 REF			
S	0.20	-	_	0.008	_	_	
b	0.17	0.20	0.27	0.007	0.008	0.011	
е		0.50 BSC.		0.020 BSC.			
D2	5.50			0.217			
E2		5.50		0.217			
Tolerances of Form and Position							
aaa	0.20			0.008			
bbb	0.20			0.008			
CCC	0.08			0.003			
ddd	0.08			0.003			

Table 13-1. 48-lead LQFP Package Dimensions (in mm)



Figure 13-5. 64-pad QFN Package Drawing



14. Ordering Information

Ordering Code	MRL	Flash (Kbytes)	Package (Kbytes)	Package Type	Temperature Operating Range
ATSAM3S4CA-AU	A	256	QFP100	Green	Industrial -40°C to 85°C
ATSAM3S4CA-CU	A	256	BGA100	Green	Industrial -40°C to 85°C
ATSAM3S4BA-AU	A	256	QFP64	Green	Industrial -40°C to 85°C
ATSAM3S4BA-MU	А	256	QFN64	Green	Industrial -40°C to 85°C
ATSAM3S4AA-AU	А	256	QFP48	Green	Industrial -40°C to 85°C
ATSAM3S4AA-MU	A	256	QFN48	Green	Industrial -40°C to 85°C
ATSAM3S2CA-AU	А	128	QFP100	Green	Industrial -40°C to 85°C
ATSAM3S2CA-CU	А	128	BGA100	Green	Industrial -40°C to 85°C
ATSAM3S2BA-AU	A	128	QFP64	Green	Industrial -40°C to 85°C
ATSAM3S2BA-MU	A	128	QFN64	Green	Industrial -40°C to 85°C
ATSAM3S2AA-AU	A	128	QFP48	Green	Industrial -40°C to 85°C
ATSAM3S2AA-MU	A	128	QFN48	Green	Industrial -40°C to 85°C
ATSAM3S1CA-AU	А	64	QFP100	Green	Industrial -40°C to 85°C
ATSAM3S1CA-CU	А	64	BGA100	Green	Industrial -40°C to 85°C
ATSAM3S1BA-AU	A	64	QFP64	Green	Industrial -40°C to 85°C
ATSAM3S1BA-MU	A	64	QFN64	Green	Industrial -40°C to 85°C
ATSAM3S1AA-AU	A	64	QFP48	Green	Industrial -40°C to 85°C
ATSAM3S1AA-MU	A	64	QFN48	Green	Industrial -40°C to 85°C

