

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


#### Details


Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	I <sup>2</sup> C, MMC, SPI, SSC, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	34
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 3.6V
Data Converters	A/D 8x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-VFQFN Exposed Pad
Supplier Device Package	48-QFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/atmel/atsam3s1aa-mur

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 2. SAM3S Block Diagram









# 3. Signal Description

Table 3-1 gives details on the signal names classified by peripheral.

Table 3-1.	Signal Description List
------------	-------------------------

Signal Name	Function	Туре	Active Level	Voltage reference	Comments
	Power	Supplies			
VDDIO	Peripherals I/O Lines and USB transceiver Power Supply	Power			1.62V to 3.6V
VDDIN	Voltage Regulator Input, ADC, DAC and Analog Comparator Power Supply	Power			1.8V to 3.6V <sup>(4)</sup>
VDDOUT	Voltage Regulator Output	Power			1.8V Output
VDDPLL	Oscillator and PLL Power Supply	Power			1.62 V to 1.95V
VDDCORE	Power the core, the embedded memories and the peripherals	Power			1.62V to 1.95V
GND	Ground	Ground			
	Clocks, Oscilla	ators and PLI	_S		
XIN	Main Oscillator Input	Input			Reset State:
XOUT	Main Oscillator Output	Output			- PIO Input
XIN32	Slow Clock Oscillator Input	Input			- Internal Pull-up disabled
XOUT32	Slow Clock Oscillator Output	Output		VDDIO	- Schmitt Trigger enabled <sup>(1)</sup>
PCK0 - PCK2	Programmable Clock Output	Output			Reset State: - PIO Input - Internal Pull-up enabled - Schmitt Trigger enabled <sup>(1)</sup>
	Serial Wire/JTAG D	ebug Port - S	WJ-DP		
TCK/SWCLK	Test Clock/Serial Wire Clock	Input			
TDI	Test Data In	Input			Reset State: - SWJ-DP Mode
TDO/TRACESWO	Test Data Out / Trace Asynchronous Data Out	Output		VDDIO	<ul> <li>Internal pull-up disabled</li> <li>Schmitt Trigger enabled<sup>(1)</sup></li> </ul>
TMS/SWDIO	Test Mode Select /Serial Wire Input/Output	Input / I/O		_	
JTAGSEL	JTAG Selection	Input	High		Permanent Internal pull-down
	Flash M	lemory			
ERASE Flash and NVM Configuration Bits Erase Command		Input	High	VDDIO	Reset State: - Erase Input - Internal pull-down enabled - Schmitt Trigger enabled <sup>(1)</sup>
	Rese	t/Test			
NRST	Synchronous Microcontroller Reset	I/O	Low	VDDIO	Permanent Internal pull-up
TST	Test Select	Input			Permanent Internal pull-down



### 4.1.4 100-ball LFBGA Pinout

A1	PB1/AD5	C6	TCK/S\
A2	PC29	C7	F
A3	VDDIO	C8	PA1/F
A4	PB9/PGMCK/XIN	C9	F
A5	PB8/XOUT	C10	PA0/F
A6	PB13/DAC0	D1	PB
A7	DDP/PB11	D2	PB
A8	DDM/PB10	D3	F
A9	TMS/SWDIO/PB6	D4	F
A10	JTAGSEL	D5	C
B1	PC30	D6	C
B2	ADVREF	D7	VD
B3	GNDANA	D8	PA2/F
B4	PB14/DAC1	D9	F
B5	PC21	D10	F
B6	PC20	E1	PA17/P
B7	PA31	E2	F
B8	PC19	E3	V
B9	PC18	E4	(
B10	TDO/TRACESWO/ PB5	E5	(
C1	PB2/AD6	E6	Ν
C2	VDDPLL	E7	PA2
C3	PC25	E8	PA3
C4	PC23	E9	F
C5	ERASE/PB12	E10	

# Table 4-2. 100-ball LFBGA SAM3S4/2/1C Pinout

TCK/SWCLK/PB7	
PC16	
PA1/PGMEN1	
PC17	
PA0/PGMEN0	
PB3/AD7	
PB0/AD4	
PC24	
PC22	
GND	
GND	
VDDCORE	
PA2/PGMEN2	
PC11	
PC14	
PA17/PGMD5/AD0	
PC31	
VDDIN	
GND	
GND	
NRST	
PA29/AD13	
PA30/AD14	
PC10	
PA3	
	PC16         PA1/PGMEN1         PC17         PA0/PGMEN0         PB3/AD7         PB0/AD4         PB0/AD4         PC24         PC24         QND         GND         GND         PA1/PGMEN2         PC11         QNDCORE         PA2/PGMEN2         PC14         PC14         PC14         PC31         VDDIN         GND         GND         GND         PC31         PA17/PGMD5/AD0         GND         PC31         PA30/AD14         PA29/AD13         PA30/AD14

F1         PA18/PGMD6/AD1           F2         PC26           F3         VDDOUT           F4         GND           F4         GND           F5         VDDIO           F6         PA27/PGMD15           F7         PC8           F8         PA28           F9         TST           F10         PC9           G1         PA21/PGMD9/AD8           G2         PC27           G3         PA15/PGMD3           G4         VDDCORE           G5         VDDCORE           G6         PA26/PGMD14           G7         PA12/PGMD0           G8         PC28           G9         PA4/PGMNCMD           G1         PA36/PGMRDY           H1         PA19/PGMD7/AD2           H2         PA23/PGMD1           H3         PC7           H4         PA13/PGMD2           H5         PA13/PGMD1				
F3         VDDOUT           F4         GND           F5         VDDIO           F5         VDDIO           F6         PA27/PGMD15           F7         PC8           F8         PA28           F9         TST           F10         PC9           G1         PA21/PGMD9/AD8           G2         PC27           G3         PA15/PGMD3           G4         VDDCORE           G5         VDDCORE           G6         PA26/PGMD14           G7         PA12/PGMD0           G8         PC28           G9         PA4/PGMNCMD           G8         PC28           G9         PA4/PGMNCMD           G10         PA5/PGMRDY           H1         PA19/PGMD7/AD2           H2         PA23/PGMD11           H3         PC7           H4         PA14/PGMD2	F1	PA18/PGMD6/AD1		
F4         GND           F5         VDDIO           F5         VDDIO           F6         PA27/PGMD15           F7         PC8           F8         PA28           F9         TST           F10         PC9           G1         PA21/PGMD9/AD8           G2         PC27           G3         PA15/PGMD3           G4         VDDCORE           G5         VDDCORE           G6         PA26/PGMD14           G7         PA12/PGMD0           G8         PC28           G9         PA4/PGMNCMD           G10         PA5/PGMRDY           H1         PA19/PGMD7/AD2           H2         PA23/PGMD11           H3         PC7           H4         PA14/PGMD2	F2	PC26		
F5         VDDIO           F6         PA27/PGMD15           F7         PC8           F8         PA28           F9         TST           F10         PC9           G1         PA21/PGMD9/AD8           G2         PC27           G3         PA15/PGMD3           G4         VDDCORE           G5         VDDCORE           G6         PA26/PGMD14           G7         PA12/PGMD0           G8         PC28           G9         PA4/PGMNCMD           G10         PA5/PGMRDY           H1         PA19/PGMD7/AD2           H2         PA23/PGMD11           H3         PC7           H4         PA14/PGMD2	F3	VDDOUT		
F6         PA27/PGMD15           F7         PC8           F8         PA28           F9         TST           F10         PC9           G1         PA21/PGMD9/AD8           G2         PC27           G3         PA15/PGMD3           G4         VDDCORE           G5         VDDCORE           G6         PA26/PGMD14           G7         PA12/PGMD0           G8         PC28           G9         PA4/PGMNCMD           G10         PA5/PGMRDY           H1         PA19/PGMD7/AD2           H2         PA23/PGMD11           H3         PC7           H4         PA14/PGMD2	F4	GND		
F7         PC8           F8         PA28           F9         TST           F10         PC9           G1         PA21/PGMD9/AD8           G2         PC27           G3         PA15/PGMD3           G4         VDDCORE           G5         VDDCORE           G6         PA26/PGMD14           G7         PA12/PGMD0           G8         PC28           G9         PA4/PGMNCMD           G10         PA5/PGMRDY           H1         PA19/PGMD7/AD2           H2         PA23/PGMD11           H3         PC7           H4         PA14/PGMD2	F5	VDDIO		
F8       PA28         F9       TST         F10       PC9         G1       PA21/PGMD9/AD8         G2       PC27         G3       PA15/PGMD3         G4       VDDCORE         G5       VDDCORE         G6       PA26/PGMD14         G7       PA12/PGMD0         G8       PC28         G9       PA4/PGMNCMD         G10       PA5/PGMRDY         H1       PA19/PGMD7/AD2         H2       PA23/PGMD11         H3       PC7         H4       PA14/PGMD2	F6	PA27/PGMD15		
F9         TST           F10         PC9           G1         PA21/PGMD9/AD8           G2         PC27           G3         PA15/PGMD3           G4         VDDCORE           G5         VDDCORE           G6         PA26/PGMD14           G7         PA12/PGMD0           G8         PC28           G9         PA4/PGMNCMD           G10         PA5/PGMRDY           H1         PA19/PGMD7/AD2           H2         PA23/PGMD11           H3         PC7           H4         PA14/PGMD2	F7	PC8		
F10         PC9           G1         PA21/PGMD9/AD8           G2         PC27           G3         PA15/PGMD3           G4         VDDCORE           G5         VDDCORE           G6         PA26/PGMD14           G7         PA12/PGMD0           G8         PC28           G9         PA4/PGMNCMD           G10         PA5/PGMRDY           H1         PA19/PGMD7/AD2           H2         PA23/PGMD11           H3         PC7           H4         PA14/PGMD2	F8	PA28		
G1         PA21/PGMD9/AD8           G2         PC27           G3         PA15/PGMD3           G4         VDDCORE           G5         VDDCORE           G6         PA26/PGMD14           G7         PA12/PGMD0           G8         PC28           G9         PA4/PGMNCMD           G10         PA5/PGMRDY           H1         PA19/PGMD7/AD2           H2         PA23/PGMD11           H3         PC7           H4         PA14/PGMD2	F9	TST		
G2         PC27           G3         PA15/PGMD3           G4         VDDCORE           G5         VDDCORE           G6         PA26/PGMD14           G7         PA12/PGMD0           G8         PC28           G9         PA4/PGMNCMD           G10         PA5/PGMRDY           H1         PA19/PGMD7/AD2           H2         PA23/PGMD11           H3         PC7           H4         PA14/PGMD2	F10	PC9		
G3         PA15/PGMD3           G4         VDDCORE           G5         VDDCORE           G6         PA26/PGMD14           G7         PA12/PGMD0           G8         PC28           G9         PA4/PGMNCMD           G10         PA5/PGMRDY           H1         PA19/PGMD7/AD2           H2         PA23/PGMD11           H3         PC7           H4         PA14/PGMD2	G1	PA21/PGMD9/AD8		
G4VDDCOREG5VDDCOREG6PA26/PGMD14G7PA12/PGMD0G8PC28G9PA4/PGMNCMDG10PA5/PGMRDYH1PA19/PGMD7/AD2H2PA23/PGMD11H3PC7H4PA14/PGMD2	G2	PC27		
G5         VDDCORE           G6         PA26/PGMD14           G7         PA12/PGMD0           G8         PC28           G9         PA4/PGMNCMD           G10         PA5/PGMRDY           H1         PA19/PGMD7/AD2           H2         PA23/PGMD11           H3         PC7           H4         PA14/PGMD2	G3	PA15/PGMD3		
G6         PA26/PGMD14           G7         PA12/PGMD0           G8         PC28           G9         PA4/PGMNCMD           G10         PA5/PGMRDY           H1         PA19/PGMD7/AD2           H2         PA23/PGMD11           H3         PC7           H4         PA14/PGMD2	G4	VDDCORE		
G7         PA12/PGMD0           G8         PC28           G9         PA4/PGMNCMD           G10         PA5/PGMRDY           H1         PA19/PGMD7/AD2           H2         PA23/PGMD11           H3         PC7           H4         PA14/PGMD2	G5	VDDCORE		
G8         PC28           G9         PA4/PGMNCMD           G10         PA5/PGMRDY           H1         PA19/PGMD7/AD2           H2         PA23/PGMD11           H3         PC7           H4         PA14/PGMD2	G6	PA26/PGMD14		
G9PA4/PGMNCMDG10PA5/PGMRDYH1PA19/PGMD7/AD2H2PA23/PGMD11H3PC7H4PA14/PGMD2	G7	PA12/PGMD0		
G10PA5/PGMRDYH1PA19/PGMD7/AD2H2PA23/PGMD11H3PC7H4PA14/PGMD2	G8	PC28		
H1PA19/PGMD7/AD2H2PA23/PGMD11H3PC7H4PA14/PGMD2	G9	PA4/PGMNCMD		
H2         PA23/PGMD11           H3         PC7           H4         PA14/PGMD2	G10	PA5/PGMRDY		
H3 PC7 H4 PA14/PGMD2	H1	PA19/PGMD7/AD2		
H4 PA14/PGMD2	H2	PA23/PGMD11		
	H3	PC7		
H5 PA13/PGMD1	H4	PA14/PGMD2		
	H5	PA13/PGMD1		

H6	PC4
H7	PA11/PGMM3
H8	PC1
H9	PA6/PGMNOE
H10	TDI/PB4
J1	PC15/AD11
J2	PC0
J3	PA16/PGMD4
J4	PC6
J5	PA24/PGMD12
J6	PA25/PGMD13
J7	PA10/PGMM2
J8	GND
J9	VDDCORE
J10	VDDIO
K1	PA22/PGMD10/AD9
K2	PC13/AD10
K3	PC12/AD12
K4	PA20/PGMD8/AD3
K5	PC5
K6	PC3
K7	PC2
K8	PA9/PGMM1
K9	PA8/XOUT32/PGMM0
K10	Pa7/XIN32/ Pgmnvalid

# 4.3 SAM3S4/2/1A Package and Pinout






Figure 4-5. Orientation of the 48-pad QFN Package







# 5. Power Considerations

## 5.1 Power Supplies

The SAM3S product has several types of power supply pins:

- VDDCORE pins: Power the core, the embedded memories and the peripherals; voltage ranges from 1.62V and 1.95V.
- VDDIO pins: Power the Peripherals I/O lines (Input/Output Buffers); USB transceiver; Backup part, 32kHz crystal oscillator and oscillator pads; ranges from 1.62V and 3.6V
- VDDIN pin: Voltage Regulator Input, ADC, DAC and Analog Comparator Power Supply; Voltage ranges from 1.8V to 3.6V
- VDDPLL pin: Powers the PLLA, PLLB, the Fast RC and the 3 to 20 MHz oscillator; voltage ranges from 1.62V and 1.95V.

### 5.2 Voltage Regulator

The SAM3S embeds a voltage regulator that is managed by the Supply Controller.

This internal regulator is intended to supply the internal core of SAM3S. It features two different operating modes:

 In Normal mode, the voltage regulator consumes less than 700 µA static current and draws 80 mA of output current. Internal adaptive biasing adjusts the regulator quiescent current depending on the required load current. In Wait Mode quiescent current is only 7 µA.

• In Backup mode, the voltage regulator consumes less than 1  $\mu$ A while its output (VDDOUT) is driven internally to GND. The default output voltage is 1.80V and the start-up time to reach Normal mode is inferior to 100  $\mu$ s.

For adequate input and output power supply decoupling/bypassing, refer to the Voltage Regulator section in the Electrical Characteristics section of the datasheet.

### 5.3 Typical Powering Schematics

The SAM3S supports a 1.62V-3.6V single supply mode. The internal regulator input connected to the source and its output feeds VDDCORE. Figure 5-1 shows the power schematics.

As VDDIN powers the voltage regulator, the ADC/DAC and the analog comparator, when the user does not want to use the embedded voltage regulator, it can be disabled by software via the SUPC (note that it is different from Backup mode).





## 6. Input/Output Lines

The SAM3S has several kinds of input/output (I/O) lines such as general purpose I/Os (GPIO) and system I/Os. GPIOs can have alternate functionality due to multiplexing capabilities of the PIO controllers. The same PIO line can be used whether in IO mode or by the multiplexed peripheral. System I/Os include pins such as test pins, oscillators, erase or analog inputs.


## 6.1 General Purpose I/O Lines

GPIO Lines are managed by PIO Controllers. All I/Os have several input or output modes such as pull-up or pull-down, input Schmitt triggers, multi-drive (open-drain), glitch filters, debouncing or input change interrupt. Programming of these modes is performed independently for each I/O line through the PIO controller user interface. For more details, refer to the product PIO controller section.

The input output buffers of the PIO lines are supplied through VDDIO power supply rail.

The SAM3S embeds high speed pads able to handle up to 32 MHz for HSMCI (MCK/2), 45 MHz for SPI clock lines and 35 MHz on other lines. See AC Characteristics Section in the Electrical Characteristics Section of the datasheet for more details. Typical pull-up and pull-down value is 100 k $\Omega$  for all I/Os.

Each I/O line also embeds an ODT (On-Die Termination), see Figure 6-1. It consists of an internal series resistor termination scheme for impedance matching between the driver output (SAM3S) and the PCB trace impedance preventing signal reflection. The series resistor helps to reduce IOs switching current (di/dt) thereby reducing in turn, EMI. It also decreases overshoot and undershoot (ringing) due to inductance of interconnect between devices or between boards. In conclusion ODT helps diminish signal integrity issues.



### Figure 6-1. On-Die Termination

### 6.2 System I/O Lines

System I/O lines are pins used by oscillators, test mode, reset and JTAG to name but a few. Described below are the SAM3S system I/O lines shared with PIO lines:

These pins are software configurable as general purpose I/O or system pins. At startup the default function of these pins is always used.



## 6.3 Test Pin

The TST pin is used for JTAG Boundary Scan Manufacturing Test or Fast Flash programming mode of the SAM3S series. The TST pin integrates a permanent pull-down resistor of about 15 k $\Omega$  to GND, so that it can be left unconnected for normal operations. To enter fast programming mode, see the Fast Flash Programming Interface (FFPI) section. For more on the manufacturing and test mode, refer to the "Debug and Test" section of the product datasheet.

### 6.4 NRST Pin

The NRST pin is bidirectional. It is handled by the on-chip reset controller and can be driven low to provide a reset signal to the external components or asserted low externally to reset the microcontroller. It will reset the Core and the peripherals except the Backup region (RTC, RTT and Supply Controller). There is no constraint on the length of the reset pulse and the reset controller can guarantee a minimum pulse length. The NRST pin integrates a permanent pull-up resistor to VDDIO of about 100 k $\Omega$ . By default, the NRST pin is configured as an input.

### 6.5 ERASE Pin

The ERASE pin is used to reinitialize the Flash content (and some of its NVM bits) to an erased state (all bits read as logic level 1). It integrates a pull-down resistor of about 100 k $\Omega$  to GND, so that it can be left unconnected for normal operations.

This pin is debounced by SCLK to improve the glitch tolerance. When the ERASE pin is tied high during less than 100 ms, it is not taken into account. The pin must be tied high during more than 220 ms to perform a Flash erase operation.

The ERASE pin is a system I/O pin and can be used as a standard I/O. At startup, the ERASE pin is not configured as a PIO pin. If the ERASE pin is used as a standard I/O, startup level of this pin must be low to prevent unwanted erasing. Please refer to Section 11.2 "Peripheral Signal Multiplexing on I/O Lines" on page 43. Also, if the ERASE pin is used as a standard I/O output, asserting the pin to low does not erase the Flash.



### 10.1 System Controller and Peripherals Mapping

Please refer to Section 8-1 "SAM3S Product Mapping" on page 30.

All the peripherals are in the bit band region and are mapped in the bit band alias region.

### 10.2 Power-on-Reset, Brownout and Supply Monitor

The SAM3S embeds three features to monitor, warn and/or reset the chip:

- Power-on-Reset on VDDIO
- Brownout Detector on VDDCORE
- Supply Monitor on VDDIO

#### 10.2.1 Power-on-Reset

The Power-on-Reset monitors VDDIO. It is always activated and monitors voltage at start up but also during power down. If VDDIO goes below the threshold voltage, the entire chip is reset. For more information, refer to the Electrical Characteristics section of the datasheet.

### 10.2.2 Brownout Detector on VDDCORE

The Brownout Detector monitors VDDCORE. It is active by default. It can be deactivated by software through the Supply Controller (SUPC\_MR). It is especially recommended to disable it during low-power modes such as wait or sleep modes.

If VDDCORE goes below the threshold voltage, the reset of the core is asserted. For more information, refer to the Supply Controller (SUPC) and Electrical Characteristics sections of the datasheet.

### 10.2.3 Supply Monitor on VDDIO

The Supply Monitor monitors VDDIO. It is not active by default. It can be activated by software and is fully programmable with 16 steps for the threshold (between 1.9V to 3.4V). It is controlled by the Supply Controller (SUPC). A sample mode is possible. It allows to divide the supply monitor power consumption by a factor of up to 2048. For more information, refer to the SUPC and Electrical Characteristics sections of the datasheet.

### 10.3 Reset Controller

The Reset Controller is based on a Power-on-Reset cell, and a Supply Monitor on VDDCORE.

The Reset Controller is capable to return to the software the source of the last reset, either a general reset, a wake-up reset, a software reset, a user reset or a watchdog reset.

The Reset Controller controls the internal resets of the system and the NRST pin input/output. It is capable to shape a reset signal for the external devices, simplifying to a minimum connection of a push-button on the NRST pin to implement a manual reset.

The configuration of the Reset Controller is saved as supplied on VDDIO.

### 10.4 Supply Controller (SUPC)

The Supply Controller controls the power supplies of each section of the processor and the peripherals (via Voltage regulator control)

The Supply Controller has its own reset circuitry and is clocked by the 32 kHz Slow clock generator.

# **SAM3S Summary**

The reset circuitry is based on a zero-power power-on reset cell and a brownout detector cell. The zero-power power-on reset allows the Supply Controller to start properly, while the software-programmable brownout detector allows detection of either a battery discharge or main voltage loss.

The Slow Clock generator is based on a 32 kHz crystal oscillator and an embedded 32 kHz RC oscillator. The Slow Clock defaults to the RC oscillator, but the software can enable the crystal oscillator and select it as the Slow Clock source.

The Supply Controller starts up the device by sequentially enabling the internal power switches and the Voltage Regulator, then it generates the proper reset signals to the core power supply.

It also enables to set the system in different low power modes and to wake it up from a wide range of events.


### 10.5 Clock Generator

The Clock Generator is made up of:

- One Low Power 32768Hz Slow Clock oscillator with bypass mode
- One Low-Power RC oscillator
- One 3-20 MHz Crystal Oscillator, which can be bypassed
- One Fast RC oscillator factory programmed, 3 output frequencies can be selected: 4, 8 or 12 MHz. By default 4 MHz is selected.
- One 60 to 130 MHz PLL (PLLB) providing a clock for the USB Full Speed Controller
- One 60 to 130 MHz programmable PLL (PLLA), capable to provide the clock MCK to the processor and to the peripherals. The PLLA input frequency is from 3.5 to 20 MHz.







The SysTick calibration value is fixed at 8000 which allows the generation of a time base of 1 ms with SystTick clock at 8 MHz (max HCLK/8 = 64 MHz/8).

### 10.7 Watchdog Timer

- 16-bit key-protected only-once-Programmable Counter
- Windowed, prevents the processor to be in a dead-lock on the watchdog access.

### 10.8 SysTick Timer

- 24-bit down counter
- · Self-reload capability
- Flexible System timer

### 10.9 Real Time Timer

- Real Time Timer, allowing backup of time with different accuracies
  - 32-bit free-running back-up counter
  - Integrates a 16-bit programmable prescaler running on slow clock



# 11. Peripherals

## **11.1** Peripheral Identifiers

Table 11-1 defines the Peripheral Identifiers of the SAM3S. A peripheral identifier is required for the control of the peripheral interrupt with the Nested Vectored Interrupt Controller and for the control of the peripheral clock with the Power Management Controller.

**Table 11-1.**Peripheral Identifiers

Instance ID	Instance Name	NVIC Interrupt	PMC Clock Control	Instance Description
0	SUPC	X		Supply Controller
1	RSTC	X		Reset Controller
2	RTC	X		Real Time Clock
3	RTT	X		Real Time Timer
4	WDT	X		Watchdog Timer
5	PMC	X		Power Management Controller
6	EEFC	X		Enhanced Embedded Flash Controller
7	-	-		Reserved
8	UART0	X	X	UART 0
9	UART1	X	X	UART 1
10	SMC	X	X	SMC
11	PIOA	X	X	Parallel I/O Controller A
12	PIOB	X	X	Parallel I/O Controller B
13	PIOC	X	X	Parallel I/O Controller C
14	USART0	X	X	USART 0
15	USART1	X	X	USART 1
16	-	-	-	Reserved
17	-	-	-	Reserved
18	HSMCI	X	X	High Speed Multimedia Card Interface
19	TWIO	X	X	Two Wire Interface 0
20	TWI1	X	X	Two Wire Interface 1
21	SPI	X	X	Serial Peripheral Interface
22	SSC	X	X	Synchronous Serial Controller
23	TC0	X	X	Timer/Counter 0
24	TC1	X	X	Timer/Counter 1
25	TC2	X	X	Timer/Counter 2
26	TC3	X	X	Timer/Counter 3
27	TC4	X	X	Timer/Counter 4
28	TC5	X	X	Timer/Counter 5
29	ADC	X	X	Analog-to-Digital Converter
30	DACC	X	X	Digital-to-Analog Converter
31	PWM	X	X	Pulse Width Modulation
32	CRCCU	X	X	CRC Calculation Unit
33	ACC	X	X	Analog Comparator
34	UDP	X	X	USB Device Port

## 11.2 Peripheral Signal Multiplexing on I/O Lines

The SAM3S product features 2 PIO controllers on 48-pin and 64-pin versions (PIOA, PIOB) or 3 PIO controllers on the 100-pin version, (PIOA, PIOB, PIOC), that multiplex the I/O lines of the peripheral set.

The SAM3S 64-pin and 100-pin PIO Controllers control up to 32 lines. (See, Table 10-2.) Each line can be assigned to one of three peripheral functions: A, B or C. The multiplexing tables in the following pages define how the I/O lines of the peripherals A, B and C are multiplexed on the PIO Controllers. The column "Comments" has been inserted in this table for the user's own comments; it may be used to track how pins are defined in an application.

Note that some peripheral functions which are output only, might be duplicated within the tables.





## 11.2.1 PIO Controller A Multiplexing

I/O Line	Peripheral A	Peripheral B	Peripheral C	Extra Function	System Function	Comments
PA0	PWMH0	TIOA0	A17	WKUP0		High drive
PA1	PWMH1	TIOB0	A18	WKUP1		High drive
PA2	PWMH2	SCK0	DATRG	WKUP2		High drive
PA3	TWD0	NPCS3				High drive
PA4	TWCK0	TCLK0		WKUP3		
PA5	RXD0	NPCS3		WKUP4		
PA6	TXD0	PCK0				
PA7	RTS0	PWMH3			XIN32	
PA8	CTS0	ADTRG		WKUP5	XOUT32	
PA9	URXD0	NPCS1	PWMFI0	WKUP6		
PA10	UTXD0	NPCS2				
PA11	NPCS0	PWMH0		WKUP7		
PA12	MISO	PWMH1				
PA13	MOSI	PWMH2				
PA14	SPCK	PWMH3		WKUP8		
PA15	TF	TIOA1	PWML3	WKUP14/PIODCEN1		
PA16	ТК	TIOB1	PWML2	WKUP15/PIODCEN2		
PA17	TD	PCK1	PWMH3	AD0		
PA18	RD	PCK2	A14	AD1		
PA19	RK	PWML0	A15	AD2/WKUP9		
PA20	RF	PWML1	A16	AD3/WKUP10		
PA21	RXD1	PCK1		AD8		64/100-pin versions
PA22	TXD1	NPCS3	NCS2	AD9		64/100-pin versions
PA23	SCK1	PWMH0	A19	PIODCCLK		64/100-pin versions
PA24	RTS1	PWMH1	A20	PIODC0		64/100-pin versions
PA25	CTS1	PWMH2	A23	PIODC1		64/100-pin versions
PA26	DCD1	TIOA2	MCDA2	PIODC2		64/100-pin versions
PA27	DTR1	TIOB2	MCDA3	PIODC3		64/100-pin versions
PA28	DSR1	TCLK1	MCCDA	PIODC4		64/100-pin versions
PA29	RI1	TCLK2	MCCK	PIODC5		64/100-pin versions
PA30	PWML2	NPCS2	MCDA0	WKUP11/PIODC6		64/100-pin versions
PA31	NPCS1	PCK2	MCDA1	PIODC7		64/100-pin versions

 Table 11-2.
 Multiplexing on PIO Controller A (PIOA)



## 11.2.3 PIO Controller C Multiplexing

Table 11-4.	Multiplexing on	PIO Controller C	(PIOC)			
I/O Line	Peripheral A	Peripheral B	Peripheral C	Extra Function	System Function	Comments
PC0	D0	PWML0				100-pin version
PC1	D1	PWML1				100-pin version
PC2	D2	PWML2				100-pin version
PC3	D3	PWML3				100-pin version
PC4	D4	NPCS1				100-pin version
PC5	D5					100-pin version
PC6	D6					100-pin version
PC7	D7					100-pin version
PC8	NWE					100-pin version
PC9	NANDOE					100-pin version
PC10	NANDWE					100-pin version
PC11	NRD					100-pin version
PC12	NCS3			AD12		100-pin version
PC13	NWAIT	PWML0		AD10		100-pin version
PC14	NCS0					100-pin version
PC15	NCS1	PWML1		AD11		100-pin version
PC16	A21/NANDALE					100-pin version
PC17	A22/NANDCLE					100-pin version
PC18	A0	PWMH0				100-pin version
PC19	A1	PWMH1				100-pin version
PC20	A2	PWMH2				100-pin version
PC21	A3	PWMH3				100-pin version
PC22	A4	PWML3				100-pin version
PC23	A5	TIOA3				100-pin version
PC24	A6	TIOB3				100-pin version
PC25	A7	TCLK3				100-pin version
PC26	A8	TIOA4				100-pin version
PC27	A9	TIOB4				100-pin version
PC28	A10	TCLK4				100-pin version
PC29	A11	TIOA5		AD13		100-pin version
PC30	A12	TIOB5		AD14		100-pin version
PC31	A13	TCLK5				100-pin version
I	l	l	1	1	1	

 Table 11-4.
 Multiplexing on PIO Controller C (PIOC)

- Interval Measurement
- Pulse Generation
- Delay Timing
- Pulse Width Modulation
- Up/down Capabilities
- Each channel is user-configurable and contains:
  - Three external clock inputs
  - Five internal clock inputs
  - Two multi-purpose input/output signals
- Two global registers that act on all three TC Channels
- Quadrature decoder
  - Advanced line filtering
  - Position / revolution / speed
- 2-bit Gray Up/Down Counter for Stepper Motor

## 12.7 Pulse Width Modulation Controller (PWM)

- One Four-channel 16-bit PWM Controller, 16-bit counter per channel
- Common clock generator, providing Thirteen Different Clocks
  - A Modulo n counter providing eleven clocks
  - Two independent Linear Dividers working on modulo n counter outputs
  - High Frequency Asynchronous clocking mode
- Independent channel programming
  - Independent Enable Disable Commands
  - Independent Clock Selection
  - Independent Period and Duty Cycle, with Double Buffering
  - Programmable selection of the output waveform polarity
  - Programmable center or left aligned output waveform
  - Independent Output Override for each channel
  - Independent complementary Outputs with 12-bit dead time generator for each channel
  - Independent Enable Disable Commands
  - Independent Clock Selection
  - Independent Period and Duty Cycle, with Double Buffering
- Synchronous Channel mode
  - Synchronous Channels share the same counter
  - Mode to update the synchronous channels registers after a programmable number of periods
- Connection to one PDC channel
  - Offers Buffer transfer without Processor Intervention, to update duty cycle of synchronous channels
- independent event lines which can send up to 4 triggers on ADC within a period





- output selection:
  - Internal signal
  - external pin
  - selectable inverter
- Interrupt on:
  - Rising edge, Falling edge, toggle

## 12.14 Cyclic Redundancy Check Calculation Unit (CRCCU)

- 32-bit cyclic redundancy check automatic calculation
- CRC calculation between two addresses of the memory




Figure 13-3. 64- and 48-lead LQFP Package Drawing





# **Revision History**

Doc. Rev	Comments	Change Request Ref.
	Missing PGMD8 to 15 added to Table 4-1, "100-lead LQFP SAM3S4/2/1C Pinout" and Table 4-2, "100-ball LFBGA SAM3S4/2/1C Pinout".	rfo
6500CS	Section 5.7 "Fast Startup" updated. Typo fixed on back page: 'techincal'> 'technical'. Typos fixed in Section 1. "SAM3S Description". Missing title added to Table 14-1. PLLA input frequency range updated in Section 10.5 "Clock Generator". A sentence completed in Section 5.5.2 "Wait Mode". Last sentence removed from Section 9.1.3.10 "SAM-BA <sup>®</sup> Boot". 'three GPNVM bits' replaced by 'two GPNVM bits' in Section 9.1.3.11 "GPNVM Bits". Leftover sentence removed from Section 4.1 "SAM3S4/2/1C Package and Pinout".	7536 7524 7494 7492 7428 7394
6500BS	<ul> <li>"Packages" on page 1, package size or pitch updated.</li> <li>Table 1-1, "Configuration Summary", ADC column updated, footnote gives precision on reserved channel.</li> <li>Table 4-2, "100-ball LFBGA SAM3S4/2/1C Pinout", pinout information is available.</li> <li>Figure 5-1, "Single Supply", Figure 5-2, "Core Externally Supplied", updated notes below figures.</li> <li>Figure 5-2, "Core Externally Supplied", Figure 5-3, "Backup Battery", ADC, DAC, Analog Comparator supply is 2.0V-3.6V.</li> <li>Section 12.13 "Analog Comparator", "Peripherals" on page 1, reference to "window function" removed.</li> <li>Section 9.1.3.8 "Unique Identifier", Each device integrates its own 128-bit unique identifier.</li> </ul>	7214 6981 7201 7243/rfo 7103 7307
6500AS	First issue	





#### Headquarters

*Atmel Corporation* 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

### International

Atmel Asia Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

#### Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

### **Product Contact**

#### Web Site

www.atmel.com www.atmel.com/AT91SAM **Technical Support** AT91SAM Support Atmel technical support Sales Contacts www.atmel.com/contacts/

*Literature Requests* www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.



© 2011 Atmel Corporation. All rights reserved. Atmel<sup>®</sup>, Atmel logo and combinations thereof, SAM-BA<sup>®</sup> and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. ARM<sup>®</sup>, ARM<sup>®</sup>Powered logo, Cortex<sup>®</sup>, Thumb<sup>®</sup>-2 and others are registered trademarks or trademarks of ARM Ltd. Other terms and product names may be trademarks of others.