

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	EBI/EMI, I ² C, Memory Card, SPI, SSC, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	79
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 3.6V
Data Converters	A/D 15x10/12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsam3s1ca-aur

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Signal Name	Function	Туре	Active Level	Voltage reference	Comments			
	Fast Flash Programming Interface - FFPI							
PGMEN0-PGMEN2	Programming Enabling	Input		VDDIO				
PGMM0-PGMM3	Programming Mode	Input						
PGMD0-PGMD15	Programming Data	I/O						
PGMRDY	Programming Ready	Output	High					
PGMNVALID	Data Direction	Output	Low	VDDIO				
PGMNOE	Programming Read	Input	Low					
PGMCK	Programming Clock	Input						
PGMNCMD	Programming Command	Input	Low					
	USB Full Speed Device							
DDM	USB Full Speed Data -	Analog			Reset State:			
DDP	USB Full Speed Data +	Analog, Digital		VDDIO	- USB Mode - Internal Pull-down ⁽³⁾			

Table 3-1. Signal Description List (Continued)

Notes: 1. Schmitt Triggers can be disabled through PIO registers.

2. Some PIO lines are shared with System IOs.

3. Refer to the USB sub section in the product Electrical Characteristics Section for Pull-down value in USB Mode.

4. See Section 5.3 "Typical Powering Schematics" for restriction on voltage range of Analog Cells.





4.1.4 100-ball LFBGA Pinout

A1	PB1/AD5	C6	TCK/S\
A2	PC29	C7	F
A3	VDDIO	C8	PA1/F
A4	PB9/PGMCK/XIN	C9	F
A5	PB8/XOUT	C10	PA0/F
A6	PB13/DAC0	D1	PB
A7	DDP/PB11	D2	PB
A8	DDM/PB10	D3	F
A9	TMS/SWDIO/PB6	D4	F
A10	JTAGSEL	D5	C
B1	PC30	D6	C
B2	ADVREF	D7	VD
B3	GNDANA	D8	PA2/F
B4	PB14/DAC1	D9	F
B5	PC21	D10	F
B6	PC20	E1	PA17/P
B7	PA31	E2	F
B8	PC19	E3	V
B9	PC18	E4	(
B10	TDO/TRACESWO/ PB5	E5	(
C1	PB2/AD6	E6	Ν
C2	VDDPLL	E7	PA2
C3	PC25	E8	PA3
C4	PC23	E9	F
C5	ERASE/PB12	E10	

Table 4-2. 100-ball LFBGA SAM3S4/2/1C Pinout

TCK/SWCLK/PB7	
PC16	
PA1/PGMEN1	
PC17	
PA0/PGMEN0	
PB3/AD7	
PB0/AD4	
PC24	
PC22	
GND	
GND	
VDDCORE	
PA2/PGMEN2	
PC11	
PC14	
PA17/PGMD5/AD0	
PC31	
VDDIN	
GND	
GND	
NRST	
PA29/AD13	
PA30/AD14	
PC10	
PA3	
	PC16 PA1/PGMEN1 PC17 PA0/PGMEN0 PB3/AD7 PB0/AD4 PB0/AD4 PC24 PC24 QND GND GND PA1/PGMEN2 PC11 QNDCORE PA2/PGMEN2 PC14 PC14 PC14 PC31 VDDIN GND GND GND PC31 PA17/PGMD5/AD0 GND PC31 PA30/AD14 PA29/AD13 PA30/AD14

F1	PA18/PGMD6/AD1
F2	PC26
F3	VDDOUT
F4	GND
F5	VDDIO
F6	PA27/PGMD15
F7	PC8
F8	PA28
F9	TST
F10	PC9
G1	PA21/PGMD9/AD8
G2	PC27
G3	PA15/PGMD3
G4	VDDCORE
G5	VDDCORE
G6	PA26/PGMD14
G7	PA12/PGMD0
G8	PC28
G9	PA4/PGMNCMD
G10	PA5/PGMRDY
H1	PA19/PGMD7/AD2
H2	PA23/PGMD11
H3	PC7
H4	PA14/PGMD2
H5	PA13/PGMD1

H6	PC4
H7	PA11/PGMM3
H8	PC1
H9	PA6/PGMNOE
H10	TDI/PB4
J1	PC15/AD11
J2	PC0
J3	PA16/PGMD4
J4	PC6
J5	PA24/PGMD12
J6	PA25/PGMD13
J7	PA10/PGMM2
J8	GND
J9	VDDCORE
J10	VDDIO
K1	PA22/PGMD10/AD9
K2	PC13/AD10
K3	PC12/AD12
K4	PA20/PGMD8/AD3
K5	PC5
K6	PC3
K7	PC2
K8	PA9/PGMM1
K9	PA8/XOUT32/PGMM0
K10	Pa7/XIN32/ Pgmnvalid



4.3.1 48-Lead LQFP and QFN Pinout

1	ADVREF	13	VDDIO		25	TDI/PB4	37	TDO/TRACESWO/ PB5
2	GND	14	PA16/PGMD4	1	26	PA6/PGMNOE	38	JTAGSEL
3	PB0/AD4	15	PA15/PGMD3	[27	PA5/PGMRDY	39	TMS/SWDIO/PB6
4	PB1/AD5	16	PA14/PGMD2	[28	PA4/PGMNCMD	40	TCK/SWCLK/PB7
5	PB2/AD6	17	PA13/PGMD1	1	29	NRST	41	VDDCORE
6	PB3/AD7	18	VDDCORE	1	30	TST	42	ERASE/PB12
7	VDDIN	19	PA12/PGMD0	1	31	PA3	43	DDM/PB10
8	VDDOUT	20	PA11/PGMM3	1	32	PA2/PGMEN2	44	DDP/PB11
9	PA17/PGMD5/ AD0	21	PA10/PGMM2		33	VDDIO	45	XOUT/PB8
10	PA18/PGMD6/ AD1	22	PA9/PGMM1		34	GND	46	XIN/PB9/PGMCK
11	PA19/PGMD7/ AD2	23	PA8/ <i>XOUT32/</i> PGMM0		35	PA1/PGMEN1	47	VDDIO
12	PA20/AD3	24	PA7/ <i>XIN32/</i> PGMNVALID		36	PA0/PGMEN0	48	VDDPLL

Table 4-4.48-pin SAM3S4/2/1A Pinout

Note: The bottom pad of the QFN package must be connected to ground.

5.5.4 Low Power Mode Summary Table

The modes detailed above are the main low power modes. Each part can be set to on or off separately and wake up sources can be individually configured. Table 5-1 below shows a summary of the configurations of the low power modes.

 Table 5-1.
 Low Power Mode Configuration Summary

Mode	SUPC, 32 kHz Oscillator RTC RTT Backup Registers, POR (Backup Region)	Regulator	Core Memory Peripherals	Mode Entry	Potential Wake Up Sources	Core at Wake Up	PIO State while in Low Power Mode	PIO State at Wake Up	Consumption	Wake-up Time ⁽¹⁾
Backup Mode	ON	OFF	OFF (Not powered)	WFE +SLEEPDEEP bit = 1	WUP0-15 pins SM alarm RTC alarm RTT alarm	Reset	Previous state saved	PIOA & PIOB & PIOC Inputs with pull ups	3 μΑ typ ⁽⁴⁾	< 0.1 ms
Wait Mode	ON	ON	Powered (Not clocked)	WFE +SLEEPDEEP bit = 0 +LPM bit = 1	Any Event from: Fast startup through WUP0-15 pins RTC alarm RTT alarm USB wake-up	Clocked back	Previous state saved	Unchanged	5 μΑ/15 μΑ ⁽⁵⁾	< 10 µs
Sleep Mode	ON	ON	Powered ⁽⁷⁾ (Not clocked)	WFE or WFI +SLEEPDEEP bit = 0 +LPM bit = 0	Entry mode =WFI Interrupt Only; Entry mode =WFE Any Enabled Interrupt and/or Any Event from: Fast start-up through WUP0-15 pins RTC alarm RTT alarm USB wake-up	Clocked back	Previous state saved	Unchanged	(6)	(6)

Notes: 1. When considering wake-up time, the time required to start the PLL is not taken into account. Once started, the device works with the 4/8/12 MHz fast RC oscillator. The user has to add the PLL start-up time if it is needed in the system. The wake-up time is defined as the time taken for wake up until the first instruction is fetched.

- 2. The external loads on PIOs are not taken into account in the calculation.
- 3. Supply Monitor current consumption is not included.
- 4. Total Current consumption.
- 5. 5 μA on VDDCORE, 15 μA for total current consumption (using internal voltage regulator), 8 μA for total current consumption (without using internal voltage regulator).
- 6. Depends on MCK frequency.
- 7. In this mode the core is supplied and not clocked but some peripherals can be clocked.





5.6 Wake-up Sources

The wake-up events allow the device to exit the backup mode. When a wake-up event is detected, the Supply Controller performs a sequence which automatically reenables the core power supply and the SRAM power supply, if they are not already enabled.

Figure 5-4. Wake-up Source



5.7 Fast Startup

The device allows the processor to restart in a few microseconds while the processor is in wait mode. A fast start up can occur upon detection of a low level on one of the 19 wake-up inputs (WKUP0 to 15 + SM + RTC + RTT).

The fast restart circuitry, as shown in Figure 5-5, is fully asynchronous and provides a fast startup signal to the Power Management Controller. As soon as the fast start-up signal is asserted, the PMC automatically restarts the embedded 4/8/12 MHz fast RC oscillator, switches the master clock on this 4MHz clock and reenables the processor clock.



Figure 5-5. Fast Start-Up Circuitry





6. Input/Output Lines

The SAM3S has several kinds of input/output (I/O) lines such as general purpose I/Os (GPIO) and system I/Os. GPIOs can have alternate functionality due to multiplexing capabilities of the PIO controllers. The same PIO line can be used whether in IO mode or by the multiplexed peripheral. System I/Os include pins such as test pins, oscillators, erase or analog inputs.

6.1 General Purpose I/O Lines

GPIO Lines are managed by PIO Controllers. All I/Os have several input or output modes such as pull-up or pull-down, input Schmitt triggers, multi-drive (open-drain), glitch filters, debouncing or input change interrupt. Programming of these modes is performed independently for each I/O line through the PIO controller user interface. For more details, refer to the product PIO controller section.

The input output buffers of the PIO lines are supplied through VDDIO power supply rail.

The SAM3S embeds high speed pads able to handle up to 32 MHz for HSMCI (MCK/2), 45 MHz for SPI clock lines and 35 MHz on other lines. See AC Characteristics Section in the Electrical Characteristics Section of the datasheet for more details. Typical pull-up and pull-down value is 100 k Ω for all I/Os.

Each I/O line also embeds an ODT (On-Die Termination), see Figure 6-1. It consists of an internal series resistor termination scheme for impedance matching between the driver output (SAM3S) and the PCB trace impedance preventing signal reflection. The series resistor helps to reduce IOs switching current (di/dt) thereby reducing in turn, EMI. It also decreases overshoot and undershoot (ringing) due to inductance of interconnect between devices or between boards. In conclusion ODT helps diminish signal integrity issues.



Figure 6-1. On-Die Termination

6.2 System I/O Lines

System I/O lines are pins used by oscillators, test mode, reset and JTAG to name but a few. Described below are the SAM3S system I/O lines shared with PIO lines:

These pins are software configurable as general purpose I/O or system pins. At startup the default function of these pins is always used.

SYSTEM_IO bit number	Default function after reset	Other function	Constraints for normal start	Configuration
12	ERASE	PB12	Low Level at startup ⁽¹⁾	
10	DDM	PB10	-	
11	DDP	PB11	-	In Matrix User Interface Registers
7	TCK/SWCLK	PB7	-	(Refer to the SystemIO Configuration Register in the Bus Matrix section of
6	TMS/SWDIO	PB6	-	the product datasheet.)
5	TDO/TRACESWO	PB5	-	
4	TDI	PB4	-	
-	PA7	XIN32	-	
-	PA8	XOUT32	-	See footnote ⁽²⁾ below
-	PB9	XIN	-	On a factor sta (3) had sur
-	PB8	XOUT	-	See footnote ⁽³⁾ below

Table 6-1. System I/O Configuration Pin List.

Notes: 1. If PB12 is used as PIO input in user applications, a low level must be ensured at startup to prevent Flash erase before the user application sets PB12 into PIO mode,

- 2. In the product Datasheet Refer to: Slow Clock Generator of the Supply Controller section.
- 3. In the product Datasheet Refer to: 3 to 20 MHZ Crystal Oscillator information in PMC section.

6.2.1 Serial Wire JTAG Debug Port (SWJ-DP) Pins

The SWJ-DP pins are TCK/SWCLK, TMS/SWDIO, TDO/SWO, TDI and commonly provided on a standard 20-pin JTAG connector defined by ARM. For more details about voltage reference and reset state, refer to Table 3-1 on page 6.

At startup, SWJ-DP pins are configured in SWJ-DP mode to allow connection with debugging probe. Please refer to the Debug and Test Section of the product datasheet.

SWJ-DP pins can be used as standard I/Os to provide users more general input/output pins when the debug port is not needed in the end application. Mode selection between SWJ-DP mode (System IO mode) and general IO mode is performed through the AHB Matrix Special Function Registers (MATRIX_SFR). Configuration of the pad for pull-up, triggers, debouncing and glitch filters is possible regardless of the mode.

The JTAGSEL pin is used to select the JTAG boundary scan when asserted at a high level. It integrates a permanent pull-down resistor of about 15 k Ω to GND, so that it can be left unconnected for normal operations.

By default, the JTAG Debug Port is active. If the debugger host wants to switch to the Serial Wire Debug Port, it must provide a dedicated JTAG sequence on TMS/SWDIO and TCK/SWCLK which disables the JTAG-DP and enables the SW-DP. When the Serial Wire Debug Port is active, TDO/TRACESWO can be used for trace.

The asynchronous TRACE output (TRACESWO) is multiplexed with TDO. So the asynchronous trace can only be used with SW-DP, not JTAG-DP. For more information about SW-DP and JTAG-DP switching, please refer to the Debug and Test Section.



7. Processor and Architecture

7.1 ARM Cortex-M3 Processor

- Version 2.0
- Thumb-2 (ISA) subset consisting of all base Thumb-2 instructions, 16-bit and 32-bit
- Harvard processor architecture enabling simultaneous instruction fetch with data load/store
- Three-stage pipeline
- Single cycle 32-bit multiply
- Hardware divide
- Thumb and Debug states
- Handler and Thread modes
- Low latency ISR entry and exit

7.2 APB/AHB bridge

The SAM3S product embeds one peripheral bridge:

The peripherals of the bridge are clocked by MCK.

7.3 Matrix Masters

The Bus Matrix of the SAM3S product manages 4 masters, which means that each master can perform an access concurrently with others, to an available slave.

Each master has its own decoder, which is defined specifically for each master. In order to simplify the addressing, all the masters have the same decodings.

Table 7-1. List of Bus Matrix Masters
--

Master 0	Cortex-M3 Instruction/Data
Master 1	Cortex-M3 System
Master 2	Peripheral DMA Controller (PDC)
Master 3	CRC Calculation Unit

7.4 Matrix Slaves

The Bus Matrix of the SAM3S product manages 5 slaves. Each slave has its own arbiter, allowing a different arbitration per slave.

Table 7-2. List of Bus Matrix Slaves

Slave 0	Internal SRAM
Slave 1	Internal ROM
Slave 2	Internal Flash
Slave 3	External Bus Interface
Slave 4	Peripheral Bridge



Instance Name	Channel T/R	100 & 64 Pins	48 Pins		
UART0	Receive	x	х		
USART1	Receive	x	х		
USART0	Receive	x	х		
ADC	Receive	x	х		
SPI	Receive	x	х		
SSC	Receive	x	х		
HSMCI	Receive	x	N/A		
PIOA	Receive	х	х		

Table 7-4. Peripheral DMA Controller (Continued)

7.7 Debug and Test Features

- Debug access to all memory and registers in the system, including Cortex-M3 register bank when the core is running, halted, or held in reset.
- Serial Wire Debug Port (SW-DP) and Serial Wire JTAG Debug Port (SWJ-DP) debug access
- Flash Patch and Breakpoint (FPB) unit for implementing breakpoints and code patches
- Data Watchpoint and Trace (DWT) unit for implementing watchpoints, data tracing, and system profiling
- Instrumentation Trace Macrocell (ITM) for support of printf style debugging
- IEEE1149.1 JTAG Boundary-can on All Digital Pins





8. Product Mapping





9. Memories

9.1 Embedded Memories

9.1.1 Internal SRAM

The ATSAM3S4 product (256-Kbyte internal Flash version) embeds a total of 48 Kbytes high-speed SRAM.

The ATSAM3S2 product (128-Kbyte internal Flash version) embeds a total of 32 Kbytes highspeed SRAM.

The ATSAM3S1 product (64-Kbyte internal Flash version) embeds a total of 16 Kbytes high-speed SRAM.

The SRAM is accessible over System Cortex-M3 bus at address 0x2000 0000.

The SRAM is in the bit band region. The bit band alias region is mapped from 0x2200 0000 to 0x23FF FFFF.

9.1.2 Internal ROM

The SAM3S product embeds an Internal ROM, which contains the SAM Boot Assistant (SAM-BA), In Application Programming routines (IAP) and Fast Flash Programming Interface (FFPI).

At any time, the ROM is mapped at address 0x0080 0000.

9.1.3 Embedded Flash

9.1.3.1 Flash Overview

The Flash of the ATSAM3S4 (256-Kbytes internal Flash version) is organized in one bank of 1024 pages (Single plane) of 256 bytes.

The Flash of the ATSAM3S2 (128-Kbytes internal Flash version) is organized in one bank of 512 pages (Single plane) of 256 bytes.

The Flash of the ATSAM3S1 (64-Kbytes internal Flash version) is organized in one bank of 256 pages (Single plane) of 256 bytes.

The Flash contains a 128-byte write buffer, accessible through a 32-bit interface.

9.1.3.2 Flash Power Supply

The Flash is supplied by VDDCORE.

9.1.3.3 Enhanced Embedded Flash Controller

The Enhanced Embedded Flash Controller (EEFC) manages accesses performed by the masters of the system. It enables reading the Flash and writing the write buffer. It also contains a User Interface, mapped on the APB.

The Enhanced Embedded Flash Controller ensures the interface of the Flash block with the 32bit internal bus. Its 128-bit wide memory interface increases performance.

The user can choose between high performance or lower current consumption by selecting either 128-bit or 64-bit access. It also manages the programming, erasing, locking and unlocking sequences of the Flash using a full set of commands.



9.1.3.9 Fast Flash Programming Interface

The Fast Flash Programming Interface allows programming the device through either a serial JTAG interface or through a multiplexed fully-handshaked parallel port. It allows gang programming with market-standard industrial programmers.

The FFPI supports read, page program, page erase, full erase, lock, unlock and protect commands.

The Fast Flash Programming Interface is enabled and the Fast Programming Mode is entered when TST and PA0 and PA1are tied low.

9.1.3.10 SAM-BA[®] Boot

The SAM-BA Boot is a default Boot Program which provides an easy way to program in-situ the on-chip Flash memory.

The SAM-BA Boot Assistant supports serial communication via the UART and USB.

The SAM-BA Boot provides an interface with SAM-BA Graphic User Interface (GUI).

9.1.3.11 GPNVM Bits

The SAM3S features two GPNVM bits that can be cleared or set respectively through the commands "Clear GPNVM Bit" and "Set GPNVM Bit" of the EEFC User Interface.

 Table 9-2.
 General Purpose Non-volatile Memory Bits

GPNVMBit[#]	Function	
0	Security bit	
1	Boot mode selection	

9.1.4 Boot Strategies

The system always boots at address 0x0. To ensure maximum boot possibilities, the memory layout can be changed via GPNVM.

A general-purpose NVM (GPNVM) bit is used to boot either on the ROM (default) or from the Flash.

The GPNVM bit can be cleared or set respectively through the commands "Clear General-purpose NVM Bit" and "Set General-purpose NVM Bit" of the EEFC User Interface.

Setting GPNVM Bit 1 selects the boot from the Flash, clearing it selects the boot from the ROM. Asserting ERASE clears the GPNVM Bit 1 and thus selects the boot from the ROM by default.

9.2 External Memories

The SAM3S features an External Bus Interface to provide the interface to a wide range of external memories and to any parallel peripheral.

9.2.1 Static Memory Controller

- 8-bit Data Bus
- Up to 24-bit Address Bus (up to 16 MBytes linear per chip select)
- Up to 4 chip selects, Configurable Assignment
- Multiple Access Modes supported
 - Chip Select, Write enable or Read enable Control Mode







The SysTick calibration value is fixed at 8000 which allows the generation of a time base of 1 ms with SystTick clock at 8 MHz (max HCLK/8 = 64 MHz/8).

10.7 Watchdog Timer

- 16-bit key-protected only-once-Programmable Counter
- Windowed, prevents the processor to be in a dead-lock on the watchdog access.

10.8 SysTick Timer

- 24-bit down counter
- · Self-reload capability
- Flexible System timer

10.9 Real Time Timer

- Real Time Timer, allowing backup of time with different accuracies
 - 32-bit free-running back-up counter
 - Integrates a 16-bit programmable prescaler running on slow clock



11. Peripherals

11.1 Peripheral Identifiers

Table 11-1 defines the Peripheral Identifiers of the SAM3S. A peripheral identifier is required for the control of the peripheral interrupt with the Nested Vectored Interrupt Controller and for the control of the peripheral clock with the Power Management Controller.

Table 11-1.Peripheral Identifiers

Instance ID	Instance Name	NVIC Interrupt	PMC Clock Control	Instance Description
0	SUPC	X		Supply Controller
1	RSTC	X		Reset Controller
2	RTC	X		Real Time Clock
3	RTT	X		Real Time Timer
4	WDT	X		Watchdog Timer
5	PMC	X		Power Management Controller
6	EEFC	X		Enhanced Embedded Flash Controller
7	-	-		Reserved
8	UART0	X	X	UART 0
9	UART1	X	X	UART 1
10	SMC	X	X	SMC
11	PIOA	X	X	Parallel I/O Controller A
12	PIOB	X	X	Parallel I/O Controller B
13	PIOC	X	X	Parallel I/O Controller C
14	USART0	X	X	USART 0
15	USART1	X	X	USART 1
16	-	-	-	Reserved
17	-	-	-	Reserved
18	HSMCI	X	X	High Speed Multimedia Card Interface
19	TWIO	X	X	Two Wire Interface 0
20	TWI1	X	X	Two Wire Interface 1
21	SPI	X	X	Serial Peripheral Interface
22	SSC	X	X	Synchronous Serial Controller
23	TC0	X	X	Timer/Counter 0
24	TC1	X	X	Timer/Counter 1
25	TC2	X	X	Timer/Counter 2
26	TC3	X	X	Timer/Counter 3
27	TC4	X	X	Timer/Counter 4
28	TC5	X	X	Timer/Counter 5
29	ADC	X	X	Analog-to-Digital Converter
30	DACC	X	X	Digital-to-Analog Converter
31	PWM	X	X	Pulse Width Modulation
32	CRCCU	X	X	CRC Calculation Unit
33	ACC	X	X	Analog Comparator
34	UDP	X	X	USB Device Port



11.2.3 PIO Controller C Multiplexing

Table 11-4.	Multiplexing on	PIO Controller C	(PIOC)			
I/O Line	Peripheral A	Peripheral B	Peripheral C	Extra Function	System Function	Comments
PC0	D0	PWML0				100-pin version
PC1	D1	PWML1				100-pin version
PC2	D2	PWML2				100-pin version
PC3	D3	PWML3				100-pin version
PC4	D4	NPCS1				100-pin version
PC5	D5					100-pin version
PC6	D6					100-pin version
PC7	D7					100-pin version
PC8	NWE					100-pin version
PC9	NANDOE					100-pin version
PC10	NANDWE					100-pin version
PC11	NRD					100-pin version
PC12	NCS3			AD12		100-pin version
PC13	NWAIT	PWML0		AD10		100-pin version
PC14	NCS0					100-pin version
PC15	NCS1	PWML1		AD11		100-pin version
PC16	A21/NANDALE					100-pin version
PC17	A22/NANDCLE					100-pin version
PC18	A0	PWMH0				100-pin version
PC19	A1	PWMH1				100-pin version
PC20	A2	PWMH2				100-pin version
PC21	A3	PWMH3				100-pin version
PC22	A4	PWML3				100-pin version
PC23	A5	TIOA3				100-pin version
PC24	A6	TIOB3				100-pin version
PC25	A7	TCLK3				100-pin version
PC26	A8	TIOA4				100-pin version
PC27	A9	TIOB4				100-pin version
PC28	A10	TCLK4				100-pin version
PC29	A11	TIOA5		AD13		100-pin version
PC30	A12	TIOB5		AD14		100-pin version
PC31	A13	TCLK5				100-pin version

Table 11-4.Multiplexing on PIO Controller C (PIOC)

INCH

0.053 0.055 0

0.630 BSC

0.551 BSC

0.630 BSC

0.551 BSC

3.5°

12*

12*

0.039 REF

0.018 0.024 0

0.007 0.008 C

0.472

0.472

0.008

0.008

0.003

0.003

0.020 BSC.

0

0

0

0

MIN. NOM.

0.002

0.003

0*

0.004

0.008

MILLIMETER

NOM. MAX.

1.40 1.45

16.00 BSC

14.00 BSC

16.00 BSC.

14.00 BSC.

3.5°

12

12'

0.60 0.75

1.00 REF

0.20

0.50 BSC

12.00

12.00

0.20

0.20

0.08

0.08

1.60

0.15

0.20 0.003

> 7° 0*

13° 11°

13° 1 1°

0.20

0.27

TOLERANCES OF FORM AND POSITIC

MIN.

0.05

1.35

0.08

0.08

0*

0.

11.

11*

0.09

0.45

0.20

0.17

13. Package Drawings

The SAM3S series devices are available in LQFP, QFN and LFBGA packages.



Figure 13-1. 100-lead LQFP Package Mechanical Drawing

Note: 1. This drawing is for general information only. Refer to JEDEC Drawing MS-026 for additional information.





Figure 13-3. 64- and 48-lead LQFP Package Drawing





Oursela al	Millimeter				Inch			
Symbol	Min Nom		Мах	Min Nom		Мах		
А	-	_	1.60	_	_	0.063		
A1	0.05	-	0.15	0.002	_	0.006		
A2	1.35	1.40	1.45	0.053	0.055	0.057		
D		9.00 BSC			0.354 BSC			
D1		7.00 BSC			0.276 BSC			
E		9.00 BSC			0.354 BSC			
E1		7.00 BSC			0.276 BSC			
R2	0.08	-	0.20	0.003	_	0.008		
R1	0.08	-	_	0.003	_	_		
q	0°	3.5°	7°	0°	3.5°	7 °		
θ_1	0°	-	_	0°	_	_		
θ_2	11°	12°	13°	11°	12°	13°		
θ_3	11°	12°	13°	11°	12°	13°		
С	0.09	-	0.20	0.004	_	0.008		
L	0.45	0.60	0.75	0.018	0.024	0.030		
L1		1.00 REF		0.039 REF				
S	0.20	-	-	0.008	-	_		
b	0.17	0.20	0.27	0.007	0.008	0.011		
е		0.50 BSC.		0.020 BSC.				
D2		5.50		0.217				
E2	5.50			0.217				
		Tolerance	es of Form and	d Position				
aaa	0.20			0.008				
bbb	0.20			0.008				
CCC	0.08			0.003				
ddd		0.08			0.003			

Table 13-1. 48-lead LQFP Package Dimensions (in mm)

14. Ordering Information

Table 14-1.	Ordering Codes for SAM3S Devices
-------------	----------------------------------

Ordering Code	MRL	Flash (Kbytes)	Package (Kbytes)	Package Type	Temperature Operating Range
ATSAM3S4CA-AU	А	256	QFP100	Green	Industrial -40°C to 85°C
ATSAM3S4CA-CU	А	256	BGA100	Green	Industrial -40°C to 85°C
ATSAM3S4BA-AU	А	256	QFP64	Green	Industrial -40°C to 85°C
ATSAM3S4BA-MU	A	256	QFN64	Green	Industrial -40°C to 85°C
ATSAM3S4AA-AU	A	256	QFP48	Green	Industrial -40°C to 85°C
ATSAM3S4AA-MU	A	256	QFN48	Green	Industrial -40°C to 85°C
ATSAM3S2CA-AU	A	128	QFP100	Green	Industrial -40°C to 85°C
ATSAM3S2CA-CU	А	128	BGA100	Green	Industrial -40°C to 85°C
ATSAM3S2BA-AU	А	128	QFP64	Green	Industrial -40°C to 85°C
ATSAM3S2BA-MU	А	128	QFN64	Green	Industrial -40°C to 85°C
ATSAM3S2AA-AU	А	128	QFP48	Green	Industrial -40°C to 85°C
ATSAM3S2AA-MU	А	128	QFN48	Green	Industrial -40°C to 85°C
ATSAM3S1CA-AU	A	64	QFP100	Green	Industrial -40°C to 85°C
ATSAM3S1CA-CU	А	64	BGA100	Green	Industrial -40°C to 85°C
ATSAM3S1BA-AU	A	64	QFP64	Green	Industrial -40°C to 85°C
ATSAM3S1BA-MU	A	64	QFN64	Green	Industrial -40°C to 85°C
ATSAM3S1AA-AU	A	64	QFP48	Green	Industrial -40°C to 85°C
ATSAM3S1AA-MU	А	64	QFN48	Green	Industrial -40°C to 85°C

