

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	EBI/EMI, I ² C, Memory Card, SPI, SSC, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	79
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 3.6V
Data Converters	A/D 15x10/12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsam3s2ca-aur

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



1. SAM3S Description

Atmel's SAM3S series is a member of a family of Flash microcontrollers based on the high performance 32-bit ARM Cortex-M3 RISC processor. It operates at a maximum speed of 64 MHz and features up to 256 Kbytes of Flash and up to 48 Kbytes of SRAM. The peripheral set includes a Full Speed USB Device port with embedded transceiver, a High Speed MCI for SDIO/SD/MMC, an External Bus Interface featuring a Static Memory Controller providing connection to SRAM, PSRAM, NOR Flash, LCD Module and NAND Flash, 2x USARTs, 2x UARTs, 2x TWIs, 3x SPI, an I2S, as well as 1 PWM timer, 6x general-purpose 16-bit timers, an RTC, an ADC, a 12-bit DAC and an analog comparator.

The SAM3S series is ready for capacitive touch thanks to the QTouch library, offering an easy way to implement buttons, wheels and sliders

The SAM3S device is a medium range general purpose microcontroller with the best ratio in terms of reduced power consumption, processing power and peripheral set. This enables the SAM3S to sustain a wide range of applications including consumer, industrial control, and PC peripherals.

It operates from 1.62V to 3.6V and is available in 48-, 64- and 100-pin QFP, 48- and 64-pin QFN, and 100-pin BGA packages.

The SAM3S series is the ideal migration path from the SAM7S series for applications that require more performance. The SAM3S series is pin-to-pin compatible with the SAM7Sseries.

1.1 Configuration Summary

The SAM3S series devices differ in memory size, package and features list. Table 1-1 below summarizes the configurations of the device family


Device	Flash	SRAM	Timer Counter Channels	GPIOs	UART/ USARTs	ADC	12-bit DAC Output	External Bus Interface	нѕмсі	Package
SAM3S4C	256 Kbytes single plane	48 Kbytes	6	79	2/2 ⁽¹⁾	16 ch.	2	8-bit data, 4 chip selects, 24-bit address	1 port 4 bits	LQFP100 BGA100
SAM3S4B	256 Kbytes single plane	48 Kbytes	3	47	2/2	10 ch.	2	-	1 port 4 bits	LQFP64 QFN 64
SAM3S4A	256 Kbytes single plane	48 Kbytes	3	34	2/1	8 ch.	-	-	-	LQFP48 QFN 48
SAM3S2C	128 Kbytes single plane	32 Kbytes	6	79	2/2 ⁽¹⁾	16 ch.	2	8-bit data, 4 chip selects, 24-bit address	1 port 4 bits	LQFP100 BGA100
SAM3S2B	128 Kbytes single plane	32 Kbytes	3	47	2/2	10 ch.	2	-	1 port 4 bits	LQFP64 QFN 64
SAM3S2A	128 Kbytes single plane	32 Kbytes	3	34	2/1	8 ch.	-	-	-	LQFP48 QFN 48
SAM3S1C	64 Kbytes single plane	16 Kbytes	6	79	2/2 ⁽¹⁾	16 ch.	2	8-bit data, 4 chip selects, 24-bit address	1 port 4 bits	LQFP100 BGA100
SAM3S1B	64 Kbytes single plane	16 Kbytes	3	47	2/2	10 ch.	2	-	1 port 4 bits	LQFP64 QFN 64
SAM3S1A	64 Kbytes single plane	16 Kbytes	3	34	2/1	8 ch.	-	-	-	LQFP48 QFN 48

Table 1-1.Configuration Summary

Note: 1. Full Modem support on USART1.



Figure 2-2. SAM3S 64-pin Version Block Diagram





3. Signal Description

Table 3-1 gives details on the signal names classified by peripheral.

Table 3-1.	Signal Description List
------------	-------------------------

Signal Name	Function	Туре	Active Level	Voltage reference	Comments
	Power	Supplies			
VDDIO	Peripherals I/O Lines and USB transceiver Power Supply	Power			1.62V to 3.6V
VDDIN	Voltage Regulator Input, ADC, DAC and Analog Comparator Power Supply	Power			1.8V to 3.6V ⁽⁴⁾
VDDOUT	Voltage Regulator Output	Power			1.8V Output
VDDPLL	Oscillator and PLL Power Supply	Power			1.62 V to 1.95V
VDDCORE	Power the core, the embedded memories and the peripherals	Power			1.62V to 1.95V
GND	Ground	Ground			
	Clocks, Oscilla	ators and PLI	_S		
XIN	Main Oscillator Input	Input			Reset State:
XOUT	Main Oscillator Output	Output			- PIO Input
XIN32	Slow Clock Oscillator Input	Input			- Internal Pull-up disabled - Schmitt Trigger enabled ⁽¹⁾
XOUT32	Slow Clock Oscillator Output	Output		VDDIO	
PCK0 - PCK2	Programmable Clock Output	Output			Reset State: - PIO Input - Internal Pull-up enabled - Schmitt Trigger enabled ⁽¹⁾
	Serial Wire/JTAG D	ebug Port - S	WJ-DP		
TCK/SWCLK	Test Clock/Serial Wire Clock	Input			
TDI	Test Data In	Input			Reset State: - SWJ-DP Mode
TDO/TRACESWO	Test Data Out / Trace Asynchronous Data Out	Output		VDDIO	 Internal pull-up disabled Schmitt Trigger enabled⁽¹⁾
TMS/SWDIO	Test Mode Select /Serial Wire Input/Output	Input / I/O		_	
JTAGSEL	JTAG Selection	Input	High		Permanent Internal pull-down
	Flash M	lemory			
ERASE	Flash and NVM Configuration Bits Erase Command	Input	High	VDDIO	Reset State: - Erase Input - Internal pull-down enabled - Schmitt Trigger enabled ⁽¹⁾
	Rese	t/Test			
NRST	Synchronous Microcontroller Reset	I/O	Low	VDDIO	Permanent Internal pull-up
TST	Test Select	Input			Permanent Internal pull-down

4.1.3 100-Lead LQFP Pinout

1	ADVREF			
2	GND			
3	PB0/AD4			
4	PC29/AD13			
5	PB1/AD5			
6	PC30/AD14			
7	PB2/AD6			
8	PC31			
9	PB3/AD7			
10	VDDIN			
11	VDDOUT			
12	PA17/PGMD5/AD0			
13	PC26			
14	PA18/PGMD6/AD1			
15	PA21/PGMD9/AD8			
16	VDDCORE			
17	PC27			
18	PA19/PGMD7/AD2			
19	PC15/AD11			
20	PA22/PGMD10/AD9			
21	PC13/AD10			
22	PA23/PGMD1			
23	PC12/AD12			
24	PA20/PGMD8/AD3			
25	PC0			

 Table 4-1.
 100-lead LQFP SAM3S4/2/1C Pinout

26	GND			
27	VDDIO			
28	PA16/PGMD4			
29	PC7			
30	PA15/PGMD3			
31	PA14/PGMD2			
32	PC6			
33	PA13/PGMD1			
34	PA24/PGMD12			
35	PC5			
36	VDDCORE			
37	PC4			
38	PA25/PGMD13			
39	PA26/PGMD14			
40	PC3			
41	PA12/PGMD0			
42	PA11/PGMM3			
43	PC2			
44	PA10/PGMM2			
45	GND			
46	PA9/PGMM1			
47	PC1			
48	PA8/XOUT32/ PGMM0			
49	PA7/XIN32/ PGMNVALID			
50	VDDIO			

51	TDI/PB4
52	PA6/PGMNOE
53	PA5/PGMRDY
54	PC28
55	PA4/PGMNCMD
56	VDDCORE
57	PA27/PGMD15
58	PC8
59	PA28
60	NRST
61	TST
62	PC9
63	PA29
64	PA30
65	PC10
66	PA3
67	PA2/PGMEN2
68	PC11
69	VDDIO
70	GND
71	PC14
72	PA1/PGMEN1
73	PC16
74	PA0/PGMEN0
75	PC17

76	TDO/TRACESWO/PB 5			
77	JTAGSEL			
78	PC18			
79	TMS/SWDIO/PB6			
80	PC19			
81	PA31			
82	PC20			
83	TCK/SWCLK/PB7			
84	PC21			
85	VDDCORE			
86	PC22			
87	ERASE/PB12			
88	DDM/PB10			
89	DDP/PB11			
90	PC23			
91	VDDIO			
92	PC24			
93	PB13/DAC0			
94	PC25			
95	GND			
96	PB8/XOUT			
97	PB9/PGMCK/XIN			
98	VDDIO			
99	PB14/DAC1			
100	VDDPLL			





4.1.4 100-ball LFBGA Pinout

A1	PB1/AD5	C6	TCK/S\
A2	PC29	C7	F
A3	VDDIO	C8	PA1/F
A4	PB9/PGMCK/XIN	C9	F
A5	PB8/XOUT	C10	PA0/F
A6	PB13/DAC0	D1	PB
A7	DDP/PB11	D2	PB
A8	DDM/PB10	D3	F
A9	TMS/SWDIO/PB6	D4	F
A10	JTAGSEL	D5	C
B1	PC30	D6	C
B2	ADVREF	D7	VD
B3	GNDANA	D8	PA2/F
B4	PB14/DAC1	D9	F
B5	PC21	D10	F
B6	PC20	E1	PA17/P
B7	PA31	E2	F
B8	PC19	E3	V
B9	PC18	E4	(
B10	TDO/TRACESWO/ PB5	E5	(
C1	PB2/AD6	E6	Ν
C2	VDDPLL	E7	PA2
C3	PC25	E8	PA3
C4	PC23	E9	F
C5	ERASE/PB12	E10	

Table 4-2. 100-ball LFBGA SAM3S4/2/1C Pinout

TCK/SWCLK/PB7	
PC16	
PA1/PGMEN1	
PC17	
PA0/PGMEN0	
PB3/AD7	
PB0/AD4	
PC24	
PC22	
GND	
GND	
VDDCORE	
PA2/PGMEN2	
PC11	
PC14	
PA17/PGMD5/AD0	
PC31	
VDDIN	
GND	
GND	
NRST	
PA29/AD13	
PA30/AD14	
PC10	
PA3	
	PC16 PA1/PGMEN1 PC17 PA0/PGMEN0 PB3/AD7 PB0/AD4 PB0/AD4 PC24 PC24 QND GND GND PA1/PGMEN2 PC11 QNDCORE PA2/PGMEN2 PC14 PC14 PC14 PC31 VDDIN GND GND GND PC31 PA17/PGMD5/AD0 GND PC31 PA30/AD14 PA29/AD13 PA30/AD14

F1	PA18/PGMD6/AD1		
F2	PC26		
F3	VDDOUT		
F4	GND		
F5	VDDIO		
F6	PA27/PGMD15		
F7	PC8		
F8	PA28		
F9	TST		
F10	PC9		
G1	PA21/PGMD9/AD8		
G2	PC27		
G3	PA15/PGMD3		
G4	VDDCORE		
G5	VDDCORE		
G6	PA26/PGMD14		
G7	PA12/PGMD0		
G8	PC28		
G9	PA4/PGMNCMD		
G10	PA5/PGMRDY		
H1	PA19/PGMD7/AD2		
H2	PA23/PGMD11		
H3	PC7		
H4	PA14/PGMD2		
H5	PA13/PGMD1		

H6	PC4		
H7	PA11/PGMM3		
H8	PC1		
H9	PA6/PGMNOE		
H10	TDI/PB4		
J1	PC15/AD11		
J2	PC0		
J3	PA16/PGMD4		
J4	PC6		
J5	PA24/PGMD12		
J6	PA25/PGMD13		
J7	PA10/PGMM2		
J8	GND		
J9	VDDCORE		
J10	VDDIO		
K1	PA22/PGMD10/AD9		
K2	PC13/AD10		
K3	PC12/AD12		
K4	PA20/PGMD8/AD3		
K5	PC5		
K6	PC3		
K7	PC2		
K8	PA9/PGMM1		
K9	PA8/XOUT32/PGMM0		
K10	PA7/XIN32/ PGMNVALID		

4.3 SAM3S4/2/1A Package and Pinout






Figure 4-5. Orientation of the 48-pad QFN Package









6. Input/Output Lines

The SAM3S has several kinds of input/output (I/O) lines such as general purpose I/Os (GPIO) and system I/Os. GPIOs can have alternate functionality due to multiplexing capabilities of the PIO controllers. The same PIO line can be used whether in IO mode or by the multiplexed peripheral. System I/Os include pins such as test pins, oscillators, erase or analog inputs.

6.1 General Purpose I/O Lines

GPIO Lines are managed by PIO Controllers. All I/Os have several input or output modes such as pull-up or pull-down, input Schmitt triggers, multi-drive (open-drain), glitch filters, debouncing or input change interrupt. Programming of these modes is performed independently for each I/O line through the PIO controller user interface. For more details, refer to the product PIO controller section.

The input output buffers of the PIO lines are supplied through VDDIO power supply rail.

The SAM3S embeds high speed pads able to handle up to 32 MHz for HSMCI (MCK/2), 45 MHz for SPI clock lines and 35 MHz on other lines. See AC Characteristics Section in the Electrical Characteristics Section of the datasheet for more details. Typical pull-up and pull-down value is 100 k Ω for all I/Os.

Each I/O line also embeds an ODT (On-Die Termination), see Figure 6-1. It consists of an internal series resistor termination scheme for impedance matching between the driver output (SAM3S) and the PCB trace impedance preventing signal reflection. The series resistor helps to reduce IOs switching current (di/dt) thereby reducing in turn, EMI. It also decreases overshoot and undershoot (ringing) due to inductance of interconnect between devices or between boards. In conclusion ODT helps diminish signal integrity issues.




Figure 6-1. On-Die Termination

6.2 System I/O Lines

System I/O lines are pins used by oscillators, test mode, reset and JTAG to name but a few. Described below are the SAM3S system I/O lines shared with PIO lines:

These pins are software configurable as general purpose I/O or system pins. At startup the default function of these pins is always used.

Instance Name	Channel T/R	100 & 64 Pins	48 Pins		
UART0	Receive	x	х		
USART1	Receive	x	х		
USART0	Receive	x	х		
ADC	Receive	x	х		
SPI	Receive	x	х		
SSC	Receive	x	х		
HSMCI	Receive	x	N/A		
PIOA	Receive	x	х		

Table 7-4. Peripheral DMA Controller (Continued)

7.7 Debug and Test Features

- Debug access to all memory and registers in the system, including Cortex-M3 register bank when the core is running, halted, or held in reset.
- Serial Wire Debug Port (SW-DP) and Serial Wire JTAG Debug Port (SWJ-DP) debug access
- Flash Patch and Breakpoint (FPB) unit for implementing breakpoints and code patches
- Data Watchpoint and Trace (DWT) unit for implementing watchpoints, data tracing, and system profiling
- Instrumentation Trace Macrocell (ITM) for support of printf style debugging
- IEEE1149.1 JTAG Boundary-can on All Digital Pins



9.1.3.9 Fast Flash Programming Interface

The Fast Flash Programming Interface allows programming the device through either a serial JTAG interface or through a multiplexed fully-handshaked parallel port. It allows gang programming with market-standard industrial programmers.

The FFPI supports read, page program, page erase, full erase, lock, unlock and protect commands.

The Fast Flash Programming Interface is enabled and the Fast Programming Mode is entered when TST and PA0 and PA1are tied low.

9.1.3.10 SAM-BA[®] Boot

The SAM-BA Boot is a default Boot Program which provides an easy way to program in-situ the on-chip Flash memory.

The SAM-BA Boot Assistant supports serial communication via the UART and USB.

The SAM-BA Boot provides an interface with SAM-BA Graphic User Interface (GUI).

9.1.3.11 GPNVM Bits

The SAM3S features two GPNVM bits that can be cleared or set respectively through the commands "Clear GPNVM Bit" and "Set GPNVM Bit" of the EEFC User Interface.

 Table 9-2.
 General Purpose Non-volatile Memory Bits

GPNVMBit[#]	Function
0	Security bit
1	Boot mode selection

9.1.4 Boot Strategies

The system always boots at address 0x0. To ensure maximum boot possibilities, the memory layout can be changed via GPNVM.

A general-purpose NVM (GPNVM) bit is used to boot either on the ROM (default) or from the Flash.

The GPNVM bit can be cleared or set respectively through the commands "Clear General-purpose NVM Bit" and "Set General-purpose NVM Bit" of the EEFC User Interface.

Setting GPNVM Bit 1 selects the boot from the Flash, clearing it selects the boot from the ROM. Asserting ERASE clears the GPNVM Bit 1 and thus selects the boot from the ROM by default.

9.2 External Memories

The SAM3S features an External Bus Interface to provide the interface to a wide range of external memories and to any parallel peripheral.

9.2.1 Static Memory Controller

- 8-bit Data Bus
- Up to 24-bit Address Bus (up to 16 MBytes linear per chip select)
- Up to 4 chip selects, Configurable Assignment
- Multiple Access Modes supported
 - Chip Select, Write enable or Read enable Control Mode





10.1 System Controller and Peripherals Mapping

Please refer to Section 8-1 "SAM3S Product Mapping" on page 30.

All the peripherals are in the bit band region and are mapped in the bit band alias region.

10.2 Power-on-Reset, Brownout and Supply Monitor

The SAM3S embeds three features to monitor, warn and/or reset the chip:

- Power-on-Reset on VDDIO
- Brownout Detector on VDDCORE
- Supply Monitor on VDDIO

10.2.1 Power-on-Reset

The Power-on-Reset monitors VDDIO. It is always activated and monitors voltage at start up but also during power down. If VDDIO goes below the threshold voltage, the entire chip is reset. For more information, refer to the Electrical Characteristics section of the datasheet.

10.2.2 Brownout Detector on VDDCORE

The Brownout Detector monitors VDDCORE. It is active by default. It can be deactivated by software through the Supply Controller (SUPC_MR). It is especially recommended to disable it during low-power modes such as wait or sleep modes.

If VDDCORE goes below the threshold voltage, the reset of the core is asserted. For more information, refer to the Supply Controller (SUPC) and Electrical Characteristics sections of the datasheet.

10.2.3 Supply Monitor on VDDIO

The Supply Monitor monitors VDDIO. It is not active by default. It can be activated by software and is fully programmable with 16 steps for the threshold (between 1.9V to 3.4V). It is controlled by the Supply Controller (SUPC). A sample mode is possible. It allows to divide the supply monitor power consumption by a factor of up to 2048. For more information, refer to the SUPC and Electrical Characteristics sections of the datasheet.

10.3 Reset Controller

The Reset Controller is based on a Power-on-Reset cell, and a Supply Monitor on VDDCORE.

The Reset Controller is capable to return to the software the source of the last reset, either a general reset, a wake-up reset, a software reset, a user reset or a watchdog reset.

The Reset Controller controls the internal resets of the system and the NRST pin input/output. It is capable to shape a reset signal for the external devices, simplifying to a minimum connection of a push-button on the NRST pin to implement a manual reset.

The configuration of the Reset Controller is saved as supplied on VDDIO.

10.4 Supply Controller (SUPC)

The Supply Controller controls the power supplies of each section of the processor and the peripherals (via Voltage regulator control)

The Supply Controller has its own reset circuitry and is clocked by the 32 kHz Slow clock generator.

SAM3S Summary



 Alarm register capable to generate a wake-up of the system through the Shut Down Controller

10.10 Real Time Clock

- Low power consumption
- Full asynchronous design
- Two hundred year calendar
- Programmable Periodic Interrupt
- Alarm and update parallel load
- Control of alarm and update Time/Calendar Data In

10.11 General Purpose Backup Registers

• Eight 32-bit general-purpose backup registers

10.12 Nested Vectored Interrupt Controller

- Thirty maskable external interrupts
- Sixteen priority levels
- Processor state automatically saved on interrupt entry, and restored on
- Dynamic reprioritization of interrupts
- Priority grouping.
 - selection of preempting interrupt levels and non-preempting interrupt levels.
- Support for tail-chaining and late arrival of interrupts.
 - back-to-back interrupt processing without the overhead of state saving and restoration between interrupts.
- Processor state automatically saved on interrupt entry, and restored on interrupt exit, with no instruction overhead.

10.13 Chip Identification

• Chip Identifier (CHIPID) registers permit recognition of the device and its revision.

 Table 10-1.
 SAM3S Chip IDs Register

	Flash Size			
Chip Name	(KBytes)	Pin Count	DBGU_CIDR	CHIPID_EXID
ATSAM3S4A (Rev A)	256	48	0x28800960	0x0
ATSAM3S2A (Rev A)	128	48	0x288A0760	0x0
ATSAM3S1A (Rev A)	64	48	0x28890560	0x0
ATSAM3S4B (Rev A)	256	64	0x28900960	0x0
ATSAM3S2B (Rev A)	128	64	0x289A0760	0x0
ATSAM3S1B (Rev A)	64	64	0x28990560	0x0
ATSAM3S4C (Rev A)	256	100	0x28A00960	0x0
ATSAM3S2C (Rev A)	128	100	0x28AA0760	0x0
ATSAM3S1C (Rev A)	64	100	0x28A90560	0x0

• JTAG ID: 0x05B2D03F

- Interval Measurement
- Pulse Generation
- Delay Timing
- Pulse Width Modulation
- Up/down Capabilities
- Each channel is user-configurable and contains:
 - Three external clock inputs
 - Five internal clock inputs
 - Two multi-purpose input/output signals
- Two global registers that act on all three TC Channels
- Quadrature decoder
 - Advanced line filtering
 - Position / revolution / speed
- 2-bit Gray Up/Down Counter for Stepper Motor

12.7 Pulse Width Modulation Controller (PWM)

- One Four-channel 16-bit PWM Controller, 16-bit counter per channel
- Common clock generator, providing Thirteen Different Clocks
 - A Modulo n counter providing eleven clocks
 - Two independent Linear Dividers working on modulo n counter outputs
 - High Frequency Asynchronous clocking mode
- Independent channel programming
 - Independent Enable Disable Commands
 - Independent Clock Selection
 - Independent Period and Duty Cycle, with Double Buffering
 - Programmable selection of the output waveform polarity
 - Programmable center or left aligned output waveform
 - Independent Output Override for each channel
 - Independent complementary Outputs with 12-bit dead time generator for each channel
 - Independent Enable Disable Commands
 - Independent Clock Selection
 - Independent Period and Duty Cycle, with Double Buffering
- Synchronous Channel mode
 - Synchronous Channels share the same counter
 - Mode to update the synchronous channels registers after a programmable number of periods
- Connection to one PDC channel
 - Offers Buffer transfer without Processor Intervention, to update duty cycle of synchronous channels
- independent event lines which can send up to 4 triggers on ADC within a period





- Programmable Fault Input providing an asynchronous protection of outputs
- Stepper motor control (2 Channels)

12.8 High Speed Multimedia Card Interface (HSMCI)

- 4-bit or 1-bit Interface
- Compatibility with MultiMedia Card Specification Version 4.3
- Compatibility with SD and SDHC Memory Card Specification Version 2.0
- Compatibility with SDIO Specification Version V1.1.
- Compatibility with CE-ATA Specification 1.1
- Cards clock rate up to Master Clock divided by 2
- Boot Operation Mode support
- High Speed mode support
- Embedded power management to slow down clock rate when not used
- HSMCI has one slot supporting
 - One MultiMediaCard bus (up to 30 cards) or
 - One SD Memory Card
 - One SDIO Card
- Support for stream, block and multi-block data read and write

12.9 USB Device Port (UDP)

- USB V2.0 full-speed compliant,12 Mbits per second.
- Embedded USB V2.0 full-speed transceiver
- Embedded 2688-byte dual-port RAM for endpoints
- Eight endpoints
 - Endpoint 0: 64 bytes
 - Endpoint 1 and 2: 64 bytes ping-pong
 - Endpoint 3: 64 bytes
 - Endpoint 4 and 5: 512 bytes ping-pong
 - Endpoint 6 and 7: 64 bytes ping-pong
 - Ping-pong Mode (two memory banks) for Isochronous and bulk endpoints
- Suspend/resume logic
- Integrated Pull-up on DDP
- Pull-down resistor on DDM and DDP when disabled

12.10 Analog-to-Digital Converter (ADC)

- up to 16 Channels,
- 10/12-bit resolution
- up to 1 MSample/s
- programmable sequence of conversion on each channel
- Integrated temperature sensor
- Single ended/differential conversion




- output selection:
 - Internal signal
 - external pin
 - selectable inverter
- Interrupt on:
 - Rising edge, Falling edge, toggle

12.14 Cyclic Redundancy Check Calculation Unit (CRCCU)

- 32-bit cyclic redundancy check automatic calculation
- CRC calculation between two addresses of the memory





fff

0.08



0.0031




Figure 13-3. 64- and 48-lead LQFP Package Drawing



Symbol	Millimeter				Inch		
	Min	Nom	Max	Min	Nom	Max	
А	—	—	1.60	_	_	0.063	
A1	0.05	_	0.15	0.002	_	0.006	
A2	1.35	1.40	1.45	0.053	0.055	0.057	
D		12.00 BSC			0.472 BSC		
D1	10.00 BSC			0.383 BSC			
Е		12.00 BSC			0.472 BSC		
E1		10.00 BSC			0.383 BSC	383 BSC	
R2	0.08	-	0.20	0.003	-	0.008	
R1	0.08	-	-	0.003	_	_	
q	0 °	3.5°	7 °	0°	3.5°	7 °	
θ_1	0°	-	-	0°	_	_	
θ_2	11°	12°	13°	11°	12°	13°	
θ_3	11°	12°	13°	11°	12°	13°	
С	0.09	_	0.20	0.004	_	0.008	
L	0.45	0.60	0.75	0.018	0.024	0.030	
L1		1.00 REF		0.039 REF			
S	0.20	_	-	0.008	-	_	
b	0.17	0.20	0.27	0.007	0.008	0.011	
е		0.50 BSC.		0.020 BSC.			
D2	7.50		0.285				
E2		7.50 0.285					
		Tolerance	es of Form and	d Position			
aaa	0.20		0.008				
bbb	0.20		0.008				
ccc	0.08			0.003			
ddd		0.08			0.003		

Table 13-2.	64-lead LQFP Package Dimensions (in mm)




Oursels al	Millimeter			Inch		
Symbol	Min	Nom	Мах	Min	Nom	Мах
А	_	_	090	_	_	0.035
A1	_	_	0.050	_	_	0.002
A2	_	0.65	0.70	_	0.026	0.028
A3	0.20 REF			0.008 REF		
b	0.18	0.20	0.23	0.007	0.008	0.009
D	7.00 bsc			0.276 bsc		
D2	5.45	5.60	5.75	0.215	0.220	0.226
Е	7.00 bsc		0.276 bsc			
E2	5.45	5.60	5.75	0.215	0.220	0.226
L	0.35	0.40	0.45	0.014	0.016	0.018
е	0.50 bsc		0.020 bsc			
R	0.09	-	_	0.004	_	_
		Toleranc	es of Form and	d Position		
aaa	0.10		0.004			
bbb	0.10		0.004			
CCC	0.05			0.002		

 Table 13-3.
 48-pad QFN Package Dimensions (in mm)





Figure 13-5. 64-pad QFN Package Drawing





Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site

www.atmel.com www.atmel.com/AT91SAM **Technical Support** AT91SAM Support Atmel technical support Sales Contacts www.atmel.com/contacts/

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.



© 2011 Atmel Corporation. All rights reserved. Atmel[®], Atmel logo and combinations thereof, SAM-BA[®] and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. ARM[®], ARM[®]Powered logo, Cortex[®], Thumb[®]-2 and others are registered trademarks or trademarks of ARM Ltd. Other terms and product names may be trademarks of others.