



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | ARM® Cortex®-M3   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 64MHz   |
| Connectivity               | EBI/EMI, I <sup>2</sup> C, Memory Card, SPI, SSC, UART/USART, USB   |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT  |
| Number of I/O              | 79  |
| Program Memory Size        | 128KB (128K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 32K x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.62V ~ 3.6V  |
| Data Converters            | A/D 15x10/12b; D/A 2x12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 100-LQFP  |
| Supplier Device Package    | 100-LQFP (14x14)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/atsam3s2ca-aur">https://www.e-xfl.com/product-detail/microchip-technology/atsam3s2ca-aur</a> |

## 1. SAM3S Description

Atmel's SAM3S series is a member of a family of Flash microcontrollers based on the high performance 32-bit ARM Cortex-M3 RISC processor. It operates at a maximum speed of 64 MHz and features up to 256 Kbytes of Flash and up to 48 Kbytes of SRAM. The peripheral set includes a Full Speed USB Device port with embedded transceiver, a High Speed MCI for SDIO/SD/MMC, an External Bus Interface featuring a Static Memory Controller providing connection to SRAM, PSRAM, NOR Flash, LCD Module and NAND Flash, 2x USARTs, 2x UARTs, 2x TWIs, 3x SPI, an I2S, as well as 1 PWM timer, 6x general-purpose 16-bit timers, an RTC, an ADC, a 12-bit DAC and an analog comparator.

The SAM3S series is ready for capacitive touch thanks to the QTouch library, offering an easy way to implement buttons, wheels and sliders

The SAM3S device is a medium range general purpose microcontroller with the best ratio in terms of reduced power consumption, processing power and peripheral set. This enables the SAM3S to sustain a wide range of applications including consumer, industrial control, and PC peripherals.

It operates from 1.62V to 3.6V and is available in 48-, 64- and 100-pin QFP, 48- and 64-pin QFN, and 100-pin BGA packages.

The SAM3S series is the ideal migration path from the SAM7S series for applications that require more performance. The SAM3S series is pin-to-pin compatible with the SAM7Sseries.

### 1.1 Configuration Summary


The SAM3S series devices differ in memory size, package and features list. [Table 1-1](#) below summarizes the configurations of the device family

**Table 1-1.** Configuration Summary

| Device  | Flash                   | SRAM      | Timer Counter Channels | GPIOs | UART/ USARTs       | ADC    | 12-bit DAC Output | External Bus Interface                     | HSMCI         | Package        |
|---------|-------------------------|-----------|------------------------|-------|--------------------|--------|-------------------|--|---------------|----------------|
| SAM3S4C | 256 Kbytes single plane | 48 Kbytes | 6                      | 79    | 2/2 <sup>(1)</sup> | 16 ch. | 2                 | 8-bit data, 4 chip selects, 24-bit address | 1 port 4 bits | LQFP100 BGA100 |
| SAM3S4B | 256 Kbytes single plane | 48 Kbytes | 3                      | 47    | 2/2                | 10 ch. | 2                 | -  | 1 port 4 bits | LQFP64 QFN 64  |
| SAM3S4A | 256 Kbytes single plane | 48 Kbytes | 3                      | 34    | 2/1                | 8 ch.  | -                 | -  | -             | LQFP48 QFN 48  |
| SAM3S2C | 128 Kbytes single plane | 32 Kbytes | 6                      | 79    | 2/2 <sup>(1)</sup> | 16 ch. | 2                 | 8-bit data, 4 chip selects, 24-bit address | 1 port 4 bits | LQFP100 BGA100 |
| SAM3S2B | 128 Kbytes single plane | 32 Kbytes | 3                      | 47    | 2/2                | 10 ch. | 2                 | -  | 1 port 4 bits | LQFP64 QFN 64  |
| SAM3S2A | 128 Kbytes single plane | 32 Kbytes | 3                      | 34    | 2/1                | 8 ch.  | -                 | -  | -             | LQFP48 QFN 48  |
| SAM3S1C | 64 Kbytes single plane  | 16 Kbytes | 6                      | 79    | 2/2 <sup>(1)</sup> | 16 ch. | 2                 | 8-bit data, 4 chip selects, 24-bit address | 1 port 4 bits | LQFP100 BGA100 |
| SAM3S1B | 64 Kbytes single plane  | 16 Kbytes | 3                      | 47    | 2/2                | 10 ch. | 2                 | -  | 1 port 4 bits | LQFP64 QFN 64  |
| SAM3S1A | 64 Kbytes single plane  | 16 Kbytes | 3                      | 34    | 2/1                | 8 ch.  | -                 | -  | -             | LQFP48 QFN 48  |

Note: 1. Full Modem support on USART1.

**Figure 2-2. SAM3S 64-pin Version Block Diagram**



### 3. Signal Description

Table 3-1 gives details on the signal names classified by peripheral.

**Table 3-1.** Signal Description List

| Signal Name                                 | Function   | Type        | Active Level | Voltage reference | Comments  |
|---|--|-------------|--------------|-------------------|---|
| <b>Power Supplies</b>                       |  |             |              |                   |   |
| VDDIO                                       | Peripherals I/O Lines and USB transceiver Power Supply               | Power       |              |                   | 1.62V to 3.6V   |
| VDDIN                                       | Voltage Regulator Input, ADC, DAC and Analog Comparator Power Supply | Power       |              |                   | 1.8V to 3.6V <sup>(4)</sup>   |
| VDDOUT                                      | Voltage Regulator Output   | Power       |              |                   | 1.8V Output   |
| VDDPLL                                      | Oscillator and PLL Power Supply                                      | Power       |              |                   | 1.62 V to 1.95V   |
| VDDCORE                                     | Power the core, the embedded memories and the peripherals            | Power       |              |                   | 1.62V to 1.95V  |
| GND   | Ground   | Ground      |              |                   |   |
| <b>Clocks, Oscillators and PLLs</b>         |  |             |              |                   |   |
| XIN   | Main Oscillator Input  | Input       |              | VDDIO             | Reset State:<br>- PIO Input<br>- Internal Pull-up disabled<br>- Schmitt Trigger enabled <sup>(1)</sup>    |
| XOUT  | Main Oscillator Output   | Output      |              |                   |   |
| XIN32                                       | Slow Clock Oscillator Input  | Input       |              |                   |   |
| XOUT32                                      | Slow Clock Oscillator Output   | Output      |              |                   |   |
| PCK0 - PCK2                                 | Programmable Clock Output  | Output      |              |                   | Reset State:<br>- PIO Input<br>- Internal Pull-up enabled<br>- Schmitt Trigger enabled <sup>(1)</sup>     |
| <b>Serial Wire/JTAG Debug Port - SWJ-DP</b> |  |             |              |                   |   |
| TCK/SWCLK                                   | Test Clock/Serial Wire Clock   | Input       |              | VDDIO             | Reset State:<br>- SWJ-DP Mode<br>- Internal pull-up disabled<br>- Schmitt Trigger enabled <sup>(1)</sup>  |
| TDI   | Test Data In   | Input       |              |                   |   |
| TDO/TRACESWO                                | Test Data Out / Trace Asynchronous Data Out                          | Output      |              |                   |   |
| TMS/SWDIO                                   | Test Mode Select /Serial Wire Input/Output                           | Input / I/O |              |                   |   |
| JTAGSEL                                     | JTAG Selection   | Input       | High         |                   | Permanent Internal pull-down  |
| <b>Flash Memory</b>                         |  |             |              |                   |   |
| ERASE                                       | Flash and NVM Configuration Bits Erase Command                       | Input       | High         | VDDIO             | Reset State:<br>- Erase Input<br>- Internal pull-down enabled<br>- Schmitt Trigger enabled <sup>(1)</sup> |
| <b>Reset/Test</b>                           |  |             |              |                   |   |
| NRST  | Synchronous Microcontroller Reset                                    | I/O         | Low          | VDDIO             | Permanent Internal pull-up  |
| TST   | Test Select  | Input       |              |                   | Permanent Internal pull-down  |

## 4.1.3 100-Lead LQFP Pinout

**Table 4-1.** 100-lead LQFP SAM3S4/2/1C Pinout

|    |                 |    |                     |    |             |     |                  |
|----|-----------------|----|---------------------|----|-------------|-----|------------------|
| 1  | ADVREF          | 26 | GND                 | 51 | TDI/PB4     | 76  | TDO/TRACESWO/PB5 |
| 2  | GND             | 27 | VDDIO               | 52 | PA6/PGMNOE  | 77  | JTAGSEL          |
| 3  | PB0/AD4         | 28 | PA16/PGMD4          | 53 | PA5/PGMRDY  | 78  | PC18             |
| 4  | PC29/AD13       | 29 | PC7                 | 54 | PC28        | 79  | TMS/SWDIO/PB6    |
| 5  | PB1/AD5         | 30 | PA15/PGMD3          | 55 | PA4/PGMNCMD | 80  | PC19             |
| 6  | PC30/AD14       | 31 | PA14/PGMD2          | 56 | VDDCORE     | 81  | PA31             |
| 7  | PB2/AD6         | 32 | PC6                 | 57 | PA27/PGMD15 | 82  | PC20             |
| 8  | PC31            | 33 | PA13/PGMD1          | 58 | PC8         | 83  | TCK/SWCLK/PB7    |
| 9  | PB3/AD7         | 34 | PA24/PGMD12         | 59 | PA28        | 84  | PC21             |
| 10 | VDDIN           | 35 | PC5                 | 60 | NRST        | 85  | VDDCORE          |
| 11 | VDDOUT          | 36 | VDDCORE             | 61 | TST         | 86  | PC22             |
| 12 | PA17/PGMD5/AD0  | 37 | PC4                 | 62 | PC9         | 87  | ERASE/PB12       |
| 13 | PC26            | 38 | PA25/PGMD13         | 63 | PA29        | 88  | DDM/PB10         |
| 14 | PA18/PGMD6/AD1  | 39 | PA26/PGMD14         | 64 | PA30        | 89  | DDP/PB11         |
| 15 | PA21/PGMD9/AD8  | 40 | PC3                 | 65 | PC10        | 90  | PC23             |
| 16 | VDDCORE         | 41 | PA12/PGMD0          | 66 | PA3         | 91  | VDDIO            |
| 17 | PC27            | 42 | PA11/PGMM3          | 67 | PA2/PGMEN2  | 92  | PC24             |
| 18 | PA19/PGMD7/AD2  | 43 | PC2                 | 68 | PC11        | 93  | PB13/DAC0        |
| 19 | PC15/AD11       | 44 | PA10/PGMM2          | 69 | VDDIO       | 94  | PC25             |
| 20 | PA22/PGMD10/AD9 | 45 | GND                 | 70 | GND         | 95  | GND              |
| 21 | PC13/AD10       | 46 | PA9/PGMM1           | 71 | PC14        | 96  | PB8/XOUT         |
| 22 | PA23/PGMD1      | 47 | PC1                 | 72 | PA1/PGMEN1  | 97  | PB9/PGMCK/XIN    |
| 23 | PC12/AD12       | 48 | PA8/XOUT32/PGMM0    | 73 | PC16        | 98  | VDDIO            |
| 24 | PA20/PGMD8/AD3  | 49 | PA7/XIN32/PGMNVALID | 74 | PA0/PGMEN0  | 99  | PB14/DAC1        |
| 25 | PC0             | 50 | VDDIO               | 75 | PC17        | 100 | VDDPLL           |


#### 4.1.4 100-ball LFBGA Pinout

**Table 4-2.** 100-ball LFBGA SAM3S4/2/1C Pinout


|     |                      |     |                |     |                |     |                          |
|-----|----------------------|-----|----------------|-----|----------------|-----|--------------------------|
| A1  | PB1/AD5              | C6  | TCK/SWCLK/PB7  | F1  | PA18/PGMD6/AD1 | H6  | PC4                      |
| A2  | PC29                 | C7  | PC16           | F2  | PC26           | H7  | PA11/PGMM3               |
| A3  | VDDIO                | C8  | PA1/PGMEN1     | F3  | VDDOUT         | H8  | PC1                      |
| A4  | PB9/PGMCK/XIN        | C9  | PC17           | F4  | GND            | H9  | PA6/PGMNOE               |
| A5  | PB8/XOUT             | C10 | PA0/PGMEN0     | F5  | VDDIO          | H10 | TDI/PB4                  |
| A6  | PB13/DAC0            | D1  | PB3/AD7        | F6  | PA27/PGMD15    | J1  | PC15/AD11                |
| A7  | DDP/PB11             | D2  | PB0/AD4        | F7  | PC8            | J2  | PC0                      |
| A8  | DDM/PB10             | D3  | PC24           | F8  | PA28           | J3  | PA16/PGMD4               |
| A9  | TMS/SWDIO/PB6        | D4  | PC22           | F9  | TST            | J4  | PC6                      |
| A10 | JTAGSEL              | D5  | GND            | F10 | PC9            | J5  | PA24/PGMD12              |
| B1  | PC30                 | D6  | GND            | G1  | PA21/PGMD9/AD8 | J6  | PA25/PGMD13              |
| B2  | ADVREF               | D7  | VDDCORE        | G2  | PC27           | J7  | PA10/PGMM2               |
| B3  | GNDANA               | D8  | PA2/PGMEN2     | G3  | PA15/PGMD3     | J8  | GND                      |
| B4  | PB14/DAC1            | D9  | PC11           | G4  | VDDCORE        | J9  | VDDCORE                  |
| B5  | PC21                 | D10 | PC14           | G5  | VDDCORE        | J10 | VDDIO                    |
| B6  | PC20                 | E1  | PA17/PGMD5/AD0 | G6  | PA26/PGMD14    | K1  | PA22/PGMD10/AD9          |
| B7  | PA31                 | E2  | PC31           | G7  | PA12/PGMD0     | K2  | PC13/AD10                |
| B8  | PC19                 | E3  | VDDIN          | G8  | PC28           | K3  | PC12/AD12                |
| B9  | PC18                 | E4  | GND            | G9  | PA4/PGMNCMD    | K4  | PA20/PGMD8/AD3           |
| B10 | TDO/TRACESWO/<br>PB5 | E5  | GND            | G10 | PA5/PGMRDY     | K5  | PC5                      |
| C1  | PB2/AD6              | E6  | NRST           | H1  | PA19/PGMD7/AD2 | K6  | PC3                      |
| C2  | VDDPLL               | E7  | PA29/AD13      | H2  | PA23/PGMD11    | K7  | PC2                      |
| C3  | PC25                 | E8  | PA30/AD14      | H3  | PC7            | K8  | PA9/PGMM1                |
| C4  | PC23                 | E9  | PC10           | H4  | PA14/PGMD2     | K9  | PA8/XOUT32/PGMM0         |
| C5  | ERASE/PB12           | E10 | PA3            | H5  | PA13/PGMD1     | K10 | PA7/XIN32/<br>PGMINVALID |

## 4.3 SAM3S4/2/1A Package and Pinout

**Figure 4-5.** Orientation of the 48-pad QFN Package



**Figure 4-6.** Orientation of the 48-lead LQFP Package



## 6. Input/Output Lines

The SAM3S has several kinds of input/output (I/O) lines such as general purpose I/Os (GPIO) and system I/Os. GPIOs can have alternate functionality due to multiplexing capabilities of the PIO controllers. The same PIO line can be used whether in IO mode or by the multiplexed peripheral. System I/Os include pins such as test pins, oscillators, erase or analog inputs.

### 6.1 General Purpose I/O Lines


GPIO Lines are managed by PIO Controllers. All I/Os have several input or output modes such as pull-up or pull-down, input Schmitt triggers, multi-drive (open-drain), glitch filters, debouncing or input change interrupt. Programming of these modes is performed independently for each I/O line through the PIO controller user interface. For more details, refer to the product PIO controller section.

The input output buffers of the PIO lines are supplied through VDDIO power supply rail.

The SAM3S embeds high speed pads able to handle up to 32 MHz for HSMCI (MCK/2), 45 MHz for SPI clock lines and 35 MHz on other lines. See AC Characteristics Section in the Electrical Characteristics Section of the datasheet for more details. Typical pull-up and pull-down value is 100 k $\Omega$  for all I/Os.

Each I/O line also embeds an ODT (On-Die Termination), see [Figure 6-1](#). It consists of an internal series resistor termination scheme for impedance matching between the driver output (SAM3S) and the PCB trace impedance preventing signal reflection. The series resistor helps to reduce IOs switching current (di/dt) thereby reducing in turn, EMI. It also decreases overshoot and undershoot (ringing) due to inductance of interconnect between devices or between boards. In conclusion ODT helps diminish signal integrity issues.

**Figure 6-1.** On-Die Termination



### 6.2 System I/O Lines

System I/O lines are pins used by oscillators, test mode, reset and JTAG to name but a few. Described below are the SAM3S system I/O lines shared with PIO lines:

These pins are software configurable as general purpose I/O or system pins. At startup the default function of these pins is always used.



**Table 7-4.** Peripheral DMA Controller (Continued)

| Instance Name | Channel T/R | 100 & 64 Pins | 48 Pins |
|---------------|-------------|---------------|---------|
| UART0         | Receive     | x             | x       |
| USART1        | Receive     | x             | x       |
| USART0        | Receive     | x             | x       |
| ADC           | Receive     | x             | x       |
| SPI           | Receive     | x             | x       |
| SSC           | Receive     | x             | x       |
| HSMCI         | Receive     | x             | N/A     |
| PIOA          | Receive     | x             | x       |

## 7.7 Debug and Test Features

- Debug access to all memory and registers in the system, including Cortex-M3 register bank when the core is running, halted, or held in reset.
- Serial Wire Debug Port (SW-DP) and Serial Wire JTAG Debug Port (SWJ-DP) debug access
- Flash Patch and Breakpoint (FPB) unit for implementing breakpoints and code patches
- Data Watchpoint and Trace (DWT) unit for implementing watchpoints, data tracing, and system profiling
- Instrumentation Trace Macrocell (ITM) for support of printf style debugging
- IEEE1149.1 JTAG Boundary-scan on All Digital Pins

## 9.1.3.9 Fast Flash Programming Interface

The Fast Flash Programming Interface allows programming the device through either a serial JTAG interface or through a multiplexed fully-handshaked parallel port. It allows gang programming with market-standard industrial programmers.

The FFPI supports read, page program, page erase, full erase, lock, unlock and protect commands.

The Fast Flash Programming Interface is enabled and the Fast Programming Mode is entered when TST and PA0 and PA1 are tied low.

## 9.1.3.10 SAM-BA<sup>®</sup> Boot

The SAM-BA Boot is a default Boot Program which provides an easy way to program in-situ the on-chip Flash memory.

The SAM-BA Boot Assistant supports serial communication via the UART and USB.

The SAM-BA Boot provides an interface with SAM-BA Graphic User Interface (GUI).

## 9.1.3.11 GPNVM Bits

The SAM3S features two GPNVM bits that can be cleared or set respectively through the commands “Clear GPNVM Bit” and “Set GPNVM Bit” of the EEFC User Interface.

**Table 9-2.** General Purpose Non-volatile Memory Bits

| GPNVMBit[#] | Function            |
|-------------|---------------------|
| 0           | Security bit        |
| 1           | Boot mode selection |

## 9.1.4 Boot Strategies

The system always boots at address 0x0. To ensure maximum boot possibilities, the memory layout can be changed via GPNVM.

A general-purpose NVM (GPNVM) bit is used to boot either on the ROM (default) or from the Flash.

The GPNVM bit can be cleared or set respectively through the commands “Clear General-purpose NVM Bit” and “Set General-purpose NVM Bit” of the EEFC User Interface.

Setting GPNVM Bit 1 selects the boot from the Flash, clearing it selects the boot from the ROM. Asserting ERASE clears the GPNVM Bit 1 and thus selects the boot from the ROM by default.

## 9.2 External Memories

The SAM3S features an External Bus Interface to provide the interface to a wide range of external memories and to any parallel peripheral.

### 9.2.1 Static Memory Controller

- 8-bit Data Bus
- Up to 24-bit Address Bus (up to 16 MBytes linear per chip select)
- Up to 4 chip selects, Configurable Assignment
- Multiple Access Modes supported
  - Chip Select, Write enable or Read enable Control Mode

## 10.1 System Controller and Peripherals Mapping

Please refer to [Section 8-1 “SAM3S Product Mapping” on page 30](#).

All the peripherals are in the bit band region and are mapped in the bit band alias region.

## 10.2 Power-on-Reset, Brownout and Supply Monitor

The SAM3S embeds three features to monitor, warn and/or reset the chip:

- Power-on-Reset on VDDIO
- Brownout Detector on VDDCORE
- Supply Monitor on VDDIO

### 10.2.1 Power-on-Reset

The Power-on-Reset monitors VDDIO. It is always activated and monitors voltage at start up but also during power down. If VDDIO goes below the threshold voltage, the entire chip is reset. For more information, refer to the Electrical Characteristics section of the datasheet.

### 10.2.2 Brownout Detector on VDDCORE

The Brownout Detector monitors VDDCORE. It is active by default. It can be deactivated by software through the Supply Controller (SUPC\_MR). It is especially recommended to disable it during low-power modes such as wait or sleep modes.

If VDDCORE goes below the threshold voltage, the reset of the core is asserted. For more information, refer to the Supply Controller (SUPC) and Electrical Characteristics sections of the datasheet.

### 10.2.3 Supply Monitor on VDDIO

The Supply Monitor monitors VDDIO. It is not active by default. It can be activated by software and is fully programmable with 16 steps for the threshold (between 1.9V to 3.4V). It is controlled by the Supply Controller (SUPC). A sample mode is possible. It allows to divide the supply monitor power consumption by a factor of up to 2048. For more information, refer to the SUPC and Electrical Characteristics sections of the datasheet.

## 10.3 Reset Controller

The Reset Controller is based on a Power-on-Reset cell, and a Supply Monitor on VDDCORE.

The Reset Controller is capable to return to the software the source of the last reset, either a general reset, a wake-up reset, a software reset, a user reset or a watchdog reset.

The Reset Controller controls the internal resets of the system and the NRST pin input/output. It is capable to shape a reset signal for the external devices, simplifying to a minimum connection of a push-button on the NRST pin to implement a manual reset.

The configuration of the Reset Controller is saved as supplied on VDDIO.

## 10.4 Supply Controller (SUPC)

The Supply Controller controls the power supplies of each section of the processor and the peripherals (via Voltage regulator control)

The Supply Controller has its own reset circuitry and is clocked by the 32 kHz Slow clock generator.

- Alarm register capable to generate a wake-up of the system through the Shut Down Controller

## 10.10 Real Time Clock

- Low power consumption
- Full asynchronous design
- Two hundred year calendar
- Programmable Periodic Interrupt
- Alarm and update parallel load
- Control of alarm and update Time/Calendar Data In

## 10.11 General Purpose Backup Registers

- Eight 32-bit general-purpose backup registers

## 10.12 Nested Vectored Interrupt Controller

- Thirty maskable external interrupts
- Sixteen priority levels
- Processor state automatically saved on interrupt entry, and restored on
- Dynamic reprioritization of interrupts
- Priority grouping.
  - selection of preempting interrupt levels and non-preempting interrupt levels.
- Support for tail-chaining and late arrival of interrupts.
  - back-to-back interrupt processing without the overhead of state saving and restoration between interrupts.
- Processor state automatically saved on interrupt entry, and restored on interrupt exit, with no instruction overhead.

## 10.13 Chip Identification

- Chip Identifier (CHIPID) registers permit recognition of the device and its revision.

**Table 10-1.** SAM3S Chip IDs Register

| Chip Name         | Flash Size (KBytes) | Pin Count | DBGU_CIDR  | CHIPID_EXID |
|-------------------|---------------------|-----------|------------|-------------|
| ATSAM3S4A (Rev A) | 256                 | 48        | 0x28800960 | 0x0         |
| ATSAM3S2A (Rev A) | 128                 | 48        | 0x288A0760 | 0x0         |
| ATSAM3S1A (Rev A) | 64                  | 48        | 0x28890560 | 0x0         |
| ATSAM3S4B (Rev A) | 256                 | 64        | 0x28900960 | 0x0         |
| ATSAM3S2B (Rev A) | 128                 | 64        | 0x289A0760 | 0x0         |
| ATSAM3S1B (Rev A) | 64                  | 64        | 0x28990560 | 0x0         |
| ATSAM3S4C (Rev A) | 256                 | 100       | 0x28A00960 | 0x0         |
| ATSAM3S2C (Rev A) | 128                 | 100       | 0x28AA0760 | 0x0         |
| ATSAM3S1C (Rev A) | 64                  | 100       | 0x28A90560 | 0x0         |

- JTAG ID: 0x05B2D03F

- Interval Measurement
- Pulse Generation
- Delay Timing
- Pulse Width Modulation
- Up/down Capabilities
- Each channel is user-configurable and contains:
  - Three external clock inputs
  - Five internal clock inputs
  - Two multi-purpose input/output signals
- Two global registers that act on all three TC Channels
- Quadrature decoder
  - Advanced line filtering
  - Position / revolution / speed
- 2-bit Gray Up/Down Counter for Stepper Motor

## 12.7 Pulse Width Modulation Controller (PWM)

- One Four-channel 16-bit PWM Controller, 16-bit counter per channel
- Common clock generator, providing Thirteen Different Clocks
  - A Modulo n counter providing eleven clocks
  - Two independent Linear Dividers working on modulo n counter outputs
  - High Frequency Asynchronous clocking mode
- Independent channel programming
  - Independent Enable Disable Commands
  - Independent Clock Selection
  - Independent Period and Duty Cycle, with Double Buffering
  - Programmable selection of the output waveform polarity
  - Programmable center or left aligned output waveform
  - Independent Output Override for each channel
  - Independent complementary Outputs with 12-bit dead time generator for each channel
  - Independent Enable Disable Commands
  - Independent Clock Selection
  - Independent Period and Duty Cycle, with Double Buffering
- Synchronous Channel mode
  - Synchronous Channels share the same counter
  - Mode to update the synchronous channels registers after a programmable number of periods
- Connection to one PDC channel
  - Offers Buffer transfer without Processor Intervention, to update duty cycle of synchronous channels
- independent event lines which can send up to 4 triggers on ADC within a period

- Programmable Fault Input providing an asynchronous protection of outputs
- Stepper motor control (2 Channels)

## 12.8 High Speed Multimedia Card Interface (HSMCI)

- 4-bit or 1-bit Interface
- Compatibility with MultiMedia Card Specification Version 4.3
- Compatibility with SD and SDHC Memory Card Specification Version 2.0
- Compatibility with SDIO Specification Version V1.1.
- Compatibility with CE-ATA Specification 1.1
- Cards clock rate up to Master Clock divided by 2
- Boot Operation Mode support
- High Speed mode support
- Embedded power management to slow down clock rate when not used
- HSMCI has one slot supporting
  - One MultiMediaCard bus (up to 30 cards) or
  - One SD Memory Card
  - One SDIO Card
- Support for stream, block and multi-block data read and write

## 12.9 USB Device Port (UDP)

- USB V2.0 full-speed compliant, 12 Mbits per second.
- Embedded USB V2.0 full-speed transceiver
- Embedded 2688-byte dual-port RAM for endpoints
- Eight endpoints
  - Endpoint 0: 64 bytes
  - Endpoint 1 and 2: 64 bytes ping-pong
  - Endpoint 3: 64 bytes
  - Endpoint 4 and 5: 512 bytes ping-pong
  - Endpoint 6 and 7: 64 bytes ping-pong
  - Ping-pong Mode (two memory banks) for Isochronous and bulk endpoints
- Suspend/resume logic
- Integrated Pull-up on DDP
- Pull-down resistor on DDM and DDP when disabled

## 12.10 Analog-to-Digital Converter (ADC)


- up to 16 Channels,
- 10/12-bit resolution
- up to 1 MSample/s
- programmable sequence of conversion on each channel
- Integrated temperature sensor
- Single ended/differential conversion

- output selection:
  - Internal signal
  - external pin
  - selectable inverter
- Interrupt on:
  - Rising edge, Falling edge, toggle

#### **12.14 Cyclic Redundancy Check Calculation Unit (CRCCU)**


- 32-bit cyclic redundancy check automatic calculation
- CRC calculation between two addresses of the memory

**Figure 13-2. 100-ball LFBGA Package Drawing**





**Figure 13-3.** 64- and 48-lead LQFP Package Drawing




**Table 13-2.** 64-lead LQFP Package Dimensions (in mm)

| Symbol                          | Millimeter |      |      | Inch       |       |       |
|---------------------------------|------------|------|------|------------|-------|-------|
|                                 | Min        | Nom  | Max  | Min        | Nom   | Max   |
| A                               | —          | —    | 1.60 | —          | —     | 0.063 |
| A1                              | 0.05       | —    | 0.15 | 0.002      | —     | 0.006 |
| A2                              | 1.35       | 1.40 | 1.45 | 0.053      | 0.055 | 0.057 |
| D                               | 12.00 BSC  |      |      | 0.472 BSC  |       |       |
| D1                              | 10.00 BSC  |      |      | 0.383 BSC  |       |       |
| E                               | 12.00 BSC  |      |      | 0.472 BSC  |       |       |
| E1                              | 10.00 BSC  |      |      | 0.383 BSC  |       |       |
| R2                              | 0.08       | —    | 0.20 | 0.003      | —     | 0.008 |
| R1                              | 0.08       | —    | —    | 0.003      | —     | —     |
| q                               | 0°         | 3.5° | 7°   | 0°         | 3.5°  | 7°    |
| θ <sub>1</sub>                  | 0°         | —    | —    | 0°         | —     | —     |
| θ <sub>2</sub>                  | 11°        | 12°  | 13°  | 11°        | 12°   | 13°   |
| θ <sub>3</sub>                  | 11°        | 12°  | 13°  | 11°        | 12°   | 13°   |
| c                               | 0.09       | —    | 0.20 | 0.004      | —     | 0.008 |
| L                               | 0.45       | 0.60 | 0.75 | 0.018      | 0.024 | 0.030 |
| L1                              | 1.00 REF   |      |      | 0.039 REF  |       |       |
| S                               | 0.20       | —    | —    | 0.008      | —     | —     |
| b                               | 0.17       | 0.20 | 0.27 | 0.007      | 0.008 | 0.011 |
| e                               | 0.50 BSC.  |      |      | 0.020 BSC. |       |       |
| D2                              | 7.50       |      |      | 0.285      |       |       |
| E2                              | 7.50       |      |      | 0.285      |       |       |
| Tolerances of Form and Position |            |      |      |            |       |       |
| aaa                             | 0.20       |      |      | 0.008      |       |       |
| bbb                             | 0.20       |      |      | 0.008      |       |       |
| ccc                             | 0.08       |      |      | 0.003      |       |       |
| ddd                             | 0.08       |      |      | 0.003      |       |       |

**Table 13-3.** 48-pad QFN Package Dimensions (in mm)

| Symbol                          | Millimeter |      |       | Inch      |       |       |
|---------------------------------|------------|------|-------|-----------|-------|-------|
|                                 | Min        | Nom  | Max   | Min       | Nom   | Max   |
| A                               | —          | —    | 0.90  | —         | —     | 0.035 |
| A1                              | —          | —    | 0.050 | —         | —     | 0.002 |
| A2                              | —          | 0.65 | 0.70  | —         | 0.026 | 0.028 |
| A3                              | 0.20 REF   |      |       | 0.008 REF |       |       |
| b                               | 0.18       | 0.20 | 0.23  | 0.007     | 0.008 | 0.009 |
| D                               | 7.00 bsc   |      |       | 0.276 bsc |       |       |
| D2                              | 5.45       | 5.60 | 5.75  | 0.215     | 0.220 | 0.226 |
| E                               | 7.00 bsc   |      |       | 0.276 bsc |       |       |
| E2                              | 5.45       | 5.60 | 5.75  | 0.215     | 0.220 | 0.226 |
| L                               | 0.35       | 0.40 | 0.45  | 0.014     | 0.016 | 0.018 |
| e                               | 0.50 bsc   |      |       | 0.020 bsc |       |       |
| R                               | 0.09       | —    | —     | 0.004     | —     | —     |
| Tolerances of Form and Position |            |      |       |           |       |       |
| aaa                             | 0.10       |      |       | 0.004     |       |       |
| bbb                             | 0.10       |      |       | 0.004     |       |       |
| ccc                             | 0.05       |      |       | 0.002     |       |       |

**Figure 13-5. 64-pad QFN Package Drawing**





## Headquarters

---

**Atmel Corporation**  
2325 Orchard Parkway  
San Jose, CA 95131  
USA  
Tel: 1(408) 441-0311  
Fax: 1(408) 487-2600

## International

---

**Atmel Asia**  
Unit 1-5 & 16, 19/F  
BEA Tower, Millennium City 5  
418 Kwun Tong Road  
Kwun Tong, Kowloon  
Hong Kong  
Tel: (852) 2245-6100  
Fax: (852) 2722-1369

**Atmel Europe**  
Le Krebs  
8, Rue Jean-Pierre Timbaud  
BP 309  
78054 Saint-Quentin-en-  
Yvelines Cedex  
France  
Tel: (33) 1-30-60-70-00  
Fax: (33) 1-30-60-71-11

**Atmel Japan**  
9F, Tonetsu Shinkawa Bldg.  
1-24-8 Shinkawa  
Chuo-ku, Tokyo 104-0033  
Japan  
Tel: (81) 3-3523-3551  
Fax: (81) 3-3523-7581

## Product Contact

---

**Web Site**  
[www.atmel.com](http://www.atmel.com)  
[www.atmel.com/AT91SAM](http://www.atmel.com/AT91SAM)

**Technical Support**  
[AT91SAM Support](mailto:AT91SAM_Support@atmel.com)  
[Atmel technical support](mailto:Atmel_technical_support@atmel.com)

**Sales Contacts**  
[www.atmel.com/contacts/](http://www.atmel.com/contacts/)

**Literature Requests**  
[www.atmel.com/literature](http://www.atmel.com/literature)

---

**Disclaimer:** The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. **EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.** Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.



© 2011 Atmel Corporation. All rights reserved. Atmel®, Atmel logo and combinations thereof, SAM-BA® and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. ARM®, ARM®Powered logo, Cortex®, Thumb®-2 and others are registered trademarks or trademarks of ARM Ltd. Other terms and product names may be trademarks of others.