



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	I ² C, MMC, SPI, SSC, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	47
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	48K x 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 3.6V
Data Converters	A/D 10x10/12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsam3s4ba-mu

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



1. SAM3S Description

Atmel's SAM3S series is a member of a family of Flash microcontrollers based on the high performance 32-bit ARM Cortex-M3 RISC processor. It operates at a maximum speed of 64 MHz and features up to 256 Kbytes of Flash and up to 48 Kbytes of SRAM. The peripheral set includes a Full Speed USB Device port with embedded transceiver, a High Speed MCI for SDIO/SD/MMC, an External Bus Interface featuring a Static Memory Controller providing connection to SRAM, PSRAM, NOR Flash, LCD Module and NAND Flash, 2x USARTs, 2x UARTs, 2x TWIs, 3x SPI, an I2S, as well as 1 PWM timer, 6x general-purpose 16-bit timers, an RTC, an ADC, a 12-bit DAC and an analog comparator.

The SAM3S series is ready for capacitive touch thanks to the QTouch library, offering an easy way to implement buttons, wheels and sliders

The SAM3S device is a medium range general purpose microcontroller with the best ratio in terms of reduced power consumption, processing power and peripheral set. This enables the SAM3S to sustain a wide range of applications including consumer, industrial control, and PC peripherals.

It operates from 1.62V to 3.6V and is available in 48-, 64- and 100-pin QFP, 48- and 64-pin QFN, and 100-pin BGA packages.

The SAM3S series is the ideal migration path from the SAM7S series for applications that require more performance. The SAM3S series is pin-to-pin compatible with the SAM7Sseries.

1.1 Configuration Summary

The SAM3S series devices differ in memory size, package and features list. Table 1-1 below summarizes the configurations of the device family

Device	Flash	SRAM	Timer Counter Channels	GPIOs	UART/ USARTs	ADC	12-bit DAC Output	External Bus Interface	HSMCI	Package
SAM3S4C	256 Kbytes single plane	48 Kbytes	6	79	2/2 ⁽¹⁾	16 ch.	2	8-bit data, 4 chip selects, 24-bit address	1 port 4 bits	LQFP100 BGA100
SAM3S4B	256 Kbytes single plane	48 Kbytes	3	47	2/2	10 ch.	2	-	1 port 4 bits	LQFP64 QFN 64
SAM3S4A	256 Kbytes single plane	48 Kbytes	3	34	2/1	8 ch.	-	-	-	LQFP48 QFN 48
SAM3S2C	128 Kbytes single plane	32 Kbytes	6	79	2/2 ⁽¹⁾	16 ch.	2	8-bit data, 4 chip selects, 24-bit address	1 port 4 bits	LQFP100 BGA100
SAM3S2B	128 Kbytes single plane	32 Kbytes	3	47	2/2	10 ch.	2	-	1 port 4 bits	LQFP64 QFN 64
SAM3S2A	128 Kbytes single plane	32 Kbytes	3	34	2/1	8 ch.	-	-	-	LQFP48 QFN 48
SAM3S1C	64 Kbytes single plane	16 Kbytes	6	79	2/2 ⁽¹⁾	16 ch.	2	8-bit data, 4 chip selects, 24-bit address	1 port 4 bits	LQFP100 BGA100
SAM3S1B	64 Kbytes single plane	16 Kbytes	3	47	2/2	10 ch.	2	-	1 port 4 bits	LQFP64 QFN 64
SAM3S1A	64 Kbytes single plane	16 Kbytes	3	34	2/1	8 ch.	-	-	-	LQFP48 QFN 48

Table 1-1.Configuration Summary

Note: 1. Full Modem support on USART1.

2. SAM3S Block Diagram









3. Signal Description

Table 3-1 gives details on the signal names classified by peripheral.

Table 3-1.	Signal Description List
------------	-------------------------

Signal Name	Function	Туре	Active Level	Voltage reference	Comments	
	Power S	Supplies	L			
VDDIO	Peripherals I/O Lines and USB transceiver Power Supply	Power			1.62V to 3.6V	
VDDIN	Voltage Regulator Input, ADC, DAC and Analog Comparator Power Supply	Power			1.8V to 3.6V ⁽⁴⁾	
VDDOUT	Voltage Regulator Output	Power			1.8V Output	
VDDPLL	Oscillator and PLL Power Supply	Power			1.62 V to 1.95V	
VDDCORE	Power the core, the embedded memories and the peripherals	Power			1.62V to 1.95V	
GND	Ground	Ground				
	Clocks, Oscilla	ators and PLI	_S			
XIN	Main Oscillator Input	Input			Reset State:	
XOUT	Main Oscillator Output	Output			- PIO Input	
XIN32	Slow Clock Oscillator Input	Input			- Internal Pull-up disabled	
XOUT32	Slow Clock Oscillator Output	Output		VDDIO	- Schmitt Trigger enabled ⁽¹⁾	
PCK0 - PCK2	Programmable Clock Output	Output			Reset State: - PIO Input - Internal Pull-up enabled - Schmitt Trigger enabled ⁽¹⁾	
	Serial Wire/JTAG D	ebug Port - S	WJ-DP			
TCK/SWCLK	Test Clock/Serial Wire Clock	Input		_	Desist Otatas	
TDI	Test Data In	Input		_	- SWJ-DP Mode	
TDO/TRACESWO	Test Data Out / Trace Asynchronous Data Out	Output		VDDIO	- Internal pull-up disabled - Schmitt Trigger enabled ⁽¹⁾	
TMS/SWDIO	Test Mode Select /Serial Wire Input/Output	Input / I/O				
JTAGSEL	JTAG Selection	Input	High		Permanent Internal pull-down	
	Flash N	lemory				
ERASE	Flash and NVM Configuration Bits Erase Command	Input	High	VDDIO	Reset State: - Erase Input - Internal pull-down enabled - Schmitt Trigger enabled ⁽¹⁾	
	Rese	t/Test				
NRST	Synchronous Microcontroller Reset	I/O	Low	VDDIO	Permanent Internal pull-up	
тэт	Test Select	Input			Permanent Internal pull-down	



Table 3-1. Signal Description List (Continued)

Signal Name	Function	Туре	Active Level	Voltage reference	Comments	
	Synchronous Serial Controller - SSC					
TD	SSC Transmit Data	Output				
RD	SSC Receive Data	Input				
тк	SSC Transmit Clock	I/O				
RK	SSC Receive Clock	I/O				
TF	SSC Transmit Frame Sync	I/O				
RF	SSC Receive Frame Sync	I/O				
	Timer/Cou	unter - TC				
TCLKx	TC Channel x External Clock Input	Input				
TIOAx	TC Channel x I/O Line A	I/O				
TIOBx	TC Channel x I/O Line B	I/O				
	Pulse Width Modulati	on Controlle	r- PWMC			
PWMHx	PWM Waveform Output High for channel x	Output				
PWMLx	PWM Waveform Output Low for channel x	Output			only output in complementary mode when dead time insertion is enabled	
PWMFI0	PWM Fault Input	Input				
	Serial Periphera	I Interface -	SPI			
MISO	Master In Slave Out	I/O				
MOSI	Master Out Slave In	I/O				
SPCK	SPI Serial Clock	I/O				
SPI_NPCS0	SPI Peripheral Chip Select 0	I/O	Low			
SPI_NPCS1 - SPI_NPCS3	SPI Peripheral Chip Select	Output	Low			
	Two-Wire In	terface- TWI				
TWDx	TWIx Two-wire Serial Data	I/O				
TWCKx	TWIx Two-wire Serial Clock	I/O				
	Ana	log	1			
ADVREF	ADC, DAC and Analog Comparator Reference	Analog				
	Analog-to-Digital	Converter -	ADC			
AD0 - AD14	Analog Inputs	Analog, Digital				
ADTRG	ADC Trigger	Input		VDDIO		
	12-bit Digital-to-Ana	log Converte	er - DAC			
DAC0 - DAC1	Analog output	Analog, Digital				
DACTRG	DAC Trigger	Input		VDDIO		

4.1.3 100-Lead LQFP Pinout

1	ADVREF
2	GND
3	PB0/AD4
4	PC29/AD13
5	PB1/AD5
6	PC30/AD14
7	PB2/AD6
8	PC31
9	PB3/AD7
10	VDDIN
11	VDDOUT
12	PA17/PGMD5/AD0
13	PC26
14	PA18/PGMD6/AD1
15	PA21/PGMD9/AD8
16	VDDCORE
17	PC27
18	PA19/PGMD7/AD2
19	PC15/AD11
20	PA22/PGMD10/AD9
21	PC13/AD10
22	PA23/PGMD1
23	PC12/AD12
24	PA20/PGMD8/AD3
25	PC0

 Table 4-1.
 100-lead LQFP SAM3S4/2/1C Pinout

26	GND
27	VDDIO
28	PA16/PGMD4
29	PC7
30	PA15/PGMD3
31	PA14/PGMD2
32	PC6
33	PA13/PGMD1
34	PA24/PGMD12
35	PC5
36	VDDCORE
37	PC4
38	PA25/PGMD13
39	PA26/PGMD14
40	PC3
41	PA12/PGMD0
42	PA11/PGMM3
43	PC2
44	PA10/PGMM2
45	GND
46	PA9/PGMM1
47	PC1
48	PA8/XOUT32/ PGMM0
49	PA7/XIN32/ PGMNVALID
50	VDDIO

51	TDI/PB4
52	PA6/PGMNOE
53	PA5/PGMRDY
54	PC28
55	PA4/PGMNCMD
56	VDDCORE
57	PA27/PGMD15
58	PC8
59	PA28
60	NRST
61	TST
62	PC9
63	PA29
64	PA30
65	PC10
66	PA3
67	PA2/PGMEN2
68	PC11
69	VDDIO
70	GND
71	PC14
72	PA1/PGMEN1
73	PC16
74	PA0/PGMEN0
75	PC17

77 JTAGSEL 78 PC18 79 TMS/SWDIO/PB6 80 PC19 81 PA31 82 PC20 83 TCK/SWCLK/PB7 84 PC21 85 VDDCORE 86 PC22 87 ERASE/PB12 88 DDM/PB10 90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	76	TDO/TRACESWO/PB 5
78 PC18 79 TMS/SWDIO/PB6 80 PC19 81 PA31 82 PC20 83 TCK/SWCLK/PB7 84 PC21 85 VDDCORE 86 PC22 87 ERASE/PB12 88 DDM/PB10 89 DDP/PB11 90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 99 PB14/DAC1	77	JTAGSEL
79 TMS/SWDIO/PB6 80 PC19 81 PA31 82 PC20 83 TCK/SWCLK/PB7 84 PC21 85 VDDCORE 86 PC22 87 ERASE/PB12 88 DDM/PB10 89 DDP/PB11 90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	78	PC18
80 PC19 81 PA31 82 PC20 83 TCK/SWCLK/PB7 84 PC21 85 VDDCORE 86 PC22 87 ERASE/PB12 88 DDM/PB10 89 DDP/PB11 90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	79	TMS/SWDIO/PB6
81 PA31 82 PC20 83 TCK/SWCLK/PB7 84 PC21 85 VDDCORE 86 PC22 87 ERASE/PB12 88 DDM/PB10 89 DDP/PB11 90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	80	PC19
82 PC20 83 TCK/SWCLK/PB7 84 PC21 85 VDDCORE 86 PC22 87 ERASE/PB12 88 DDM/PB10 89 DDP/PB11 90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 99 PB14/DAC1	81	PA31
83 TCK/SWCLK/PB7 84 PC21 85 VDDCORE 86 PC22 87 ERASE/PB12 88 DDM/PB10 89 DDP/PB11 90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 99 PB14/DAC1	82	PC20
84 PC21 85 VDDCORE 86 PC22 87 ERASE/PB12 88 DDM/PB10 89 DDP/PB11 90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	83	TCK/SWCLK/PB7
85 VDDCORE 86 PC22 87 ERASE/PB12 88 DDM/PB10 89 DDP/PB11 90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	84	PC21
86 PC22 87 ERASE/PB12 88 DDM/PB10 89 DDP/PB11 90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	85	VDDCORE
87 ERASE/PB12 88 DDM/PB10 89 DDP/PB11 90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	86	PC22
88 DDM/PB10 89 DDP/PB11 90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	87	ERASE/PB12
89 DDP/PB11 90 PC23 91 VDDIO 92 PC24 93 PB13/DACO 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	88	DDM/PB10
90 PC23 91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	89	DDP/PB11
91 VDDIO 92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	90	PC23
92 PC24 93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	91	VDDIO
93 PB13/DAC0 94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	92	PC24
94 PC25 95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	93	PB13/DAC0
95 GND 96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	94	PC25
96 PB8/XOUT 97 PB9/PGMCK/XIN 98 VDDIO 99 PB14/DAC1 100 VDDPLL	95	GND
97PB9/PGMCK/XIN98VDDIO99PB14/DAC1100VDDPLL	96	PB8/XOUT
98VDDIO99PB14/DAC1100VDDPLL	97	PB9/PGMCK/XIN
99 PB14/DAC1 100 VDDPLL	98	VDDIO
100 VDDPLL	99	PB14/DAC1
	100	VDDPLL





4.1.4 100-ball LFBGA Pinout

A1	PB1/AD5	C6	TCK/S
A2	PC29	C7	I
A3	VDDIO	C8	PA1/
A4	PB9/PGMCK/XIN	C9	I
A5	PB8/XOUT	C10	PA0/
A6	PB13/DAC0	D1	PE
A7	DDP/PB11	D2	PE
A8	DDM/PB10	D3	ł
A9	TMS/SWDIO/PB6	D4	I
A10	JTAGSEL	D5	
B1	PC30	D6	
B2	ADVREF	D7	VD
B3	GNDANA	D8	PA2/
B4	PB14/DAC1	D9	ł
B5	PC21	D10	ľ
B6	PC20	E1	PA17/P
B7	PA31	E2	I
B8	PC19	E3	ν
B9	PC18	E4	
B10	TDO/TRACESWO/ PB5	E5	
C1	PB2/AD6	E6	1
C2	VDDPLL	E7	PA2
C3	PC25	E8	PAS
C4	PC23	E9	I
C5	ERASE/PB12	E10	

Table 4-2. 100-ball LFBGA SAM3S4/2/1C Pinout

6	TCK/SWCLK/PB7	
7	PC16	
8	PA1/PGMEN1	
;9	PC17	
10	PA0/PGMEN0	
)1	PB3/AD7	
)2	PB0/AD4	
3	PC24	
)4	PC22	
)5	GND	
6	GND	
)7	VDDCORE	
8	PA2/PGMEN2	
9	PC11	
10	PC14	
1	PA17/PGMD5/AD0	
2	PC31	
3	VDDIN	
4	GND	
5	GND	
6	NRST	
7	PA29/AD13	
8	PA30/AD14	
9	PC10	
10	PA3	

F1	PA18/PGMD6/AD1
F2	PC26
F3	VDDOUT
F4	GND
F5	VDDIO
F6	PA27/PGMD15
F7	PC8
F8	PA28
F9	TST
F10	PC9
G1	PA21/PGMD9/AD8
G2	PC27
G3	PA15/PGMD3
G4	VDDCORE
G5	VDDCORE
G6	PA26/PGMD14
G7	PA12/PGMD0
G8	PC28
G9	PA4/PGMNCMD
G10	PA5/PGMRDY
H1	PA19/PGMD7/AD2
H2	PA23/PGMD11
H3	PC7
H4	PA14/PGMD2
H5	PA13/PGMD1

H6	PC4				
H7	PA11/PGMM3				
H8	PC1				
H9	PA6/PGMNOE				
H10	TDI/PB4				
J1	PC15/AD11				
J2	PC0				
J3	PA16/PGMD4				
J4	PC6				
J5	PA24/PGMD12				
J6	PA25/PGMD13				
J7	PA10/PGMM2				
J8	GND				
J9	VDDCORE				
J10	VDDIO				
K1	PA22/PGMD10/AD9				
K2	PC13/AD10				
K3	PC12/AD12				
K4	PA20/PGMD8/AD3				
K5	PC5				
K6	PC3				
K7	PC2				
K8	PA9/PGMM1				
K9	PA8/XOUT32/PGMM0				
K10	PA7/XIN32/ PGMNVALID				



4.3.1 48-Lead LQFP and QFN Pinout

1	ADVREF	13	VDDIO		25	TDI/PB4	37	TDO/TRACESWO/ PB5
2	GND	14	PA16/PGMD4		26	PA6/PGMNOE	38	JTAGSEL
3	PB0/AD4	15	PA15/PGMD3		27	PA5/PGMRDY	39	TMS/SWDIO/PB6
4	PB1/AD5	16	PA14/PGMD2	Ĩ	28	PA4/PGMNCMD	40	TCK/SWCLK/PB7
5	PB2/AD6	17	PA13/PGMD1	Ī	29	NRST	41	VDDCORE
6	PB3/AD7	18	VDDCORE		30	TST	42	ERASE/PB12
7	VDDIN	19	PA12/PGMD0	Ĩ	31	PA3	43	DDM/PB10
8	VDDOUT	20	PA11/PGMM3	Ī	32	PA2/PGMEN2	44	DDP/PB11
9	PA17/PGMD5/ AD0	21	PA10/PGMM2		33	VDDIO	45	XOUT/PB8
10	PA18/PGMD6/ AD1	22	PA9/PGMM1		34	GND	46	XIN/PB9/PGMCK
11	PA19/PGMD7/ AD2	23	PA8/ <i>XOUT32/</i> PGMM0		35	PA1/PGMEN1	47	VDDIO
12	PA20/AD3	24	PA7/ <i>XIN32/</i> PGMNVALID		36	PA0/PGMEN0	48	VDDPLL

Table 4-4.48-pin SAM3S4/2/1A Pinout

Note: The bottom pad of the QFN package must be connected to ground.

5. Power Considerations

5.1 Power Supplies

The SAM3S product has several types of power supply pins:

- VDDCORE pins: Power the core, the embedded memories and the peripherals; voltage ranges from 1.62V and 1.95V.
- VDDIO pins: Power the Peripherals I/O lines (Input/Output Buffers); USB transceiver; Backup part, 32kHz crystal oscillator and oscillator pads; ranges from 1.62V and 3.6V
- VDDIN pin: Voltage Regulator Input, ADC, DAC and Analog Comparator Power Supply; Voltage ranges from 1.8V to 3.6V
- VDDPLL pin: Powers the PLLA, PLLB, the Fast RC and the 3 to 20 MHz oscillator; voltage ranges from 1.62V and 1.95V.

5.2 Voltage Regulator

The SAM3S embeds a voltage regulator that is managed by the Supply Controller.

This internal regulator is intended to supply the internal core of SAM3S. It features two different operating modes:

 In Normal mode, the voltage regulator consumes less than 700 µA static current and draws 80 mA of output current. Internal adaptive biasing adjusts the regulator quiescent current depending on the required load current. In Wait Mode quiescent current is only 7 µA.

• In Backup mode, the voltage regulator consumes less than 1 μ A while its output (VDDOUT) is driven internally to GND. The default output voltage is 1.80V and the start-up time to reach Normal mode is inferior to 100 μ s.

For adequate input and output power supply decoupling/bypassing, refer to the Voltage Regulator section in the Electrical Characteristics section of the datasheet.

5.3 Typical Powering Schematics

The SAM3S supports a 1.62V-3.6V single supply mode. The internal regulator input connected to the source and its output feeds VDDCORE. Figure 5-1 shows the power schematics.

As VDDIN powers the voltage regulator, the ADC/DAC and the analog comparator, when the user does not want to use the embedded voltage regulator, it can be disabled by software via the SUPC (note that it is different from Backup mode).





6. Input/Output Lines

The SAM3S has several kinds of input/output (I/O) lines such as general purpose I/Os (GPIO) and system I/Os. GPIOs can have alternate functionality due to multiplexing capabilities of the PIO controllers. The same PIO line can be used whether in IO mode or by the multiplexed peripheral. System I/Os include pins such as test pins, oscillators, erase or analog inputs.

6.1 General Purpose I/O Lines

GPIO Lines are managed by PIO Controllers. All I/Os have several input or output modes such as pull-up or pull-down, input Schmitt triggers, multi-drive (open-drain), glitch filters, debouncing or input change interrupt. Programming of these modes is performed independently for each I/O line through the PIO controller user interface. For more details, refer to the product PIO controller section.

The input output buffers of the PIO lines are supplied through VDDIO power supply rail.

The SAM3S embeds high speed pads able to handle up to 32 MHz for HSMCI (MCK/2), 45 MHz for SPI clock lines and 35 MHz on other lines. See AC Characteristics Section in the Electrical Characteristics Section of the datasheet for more details. Typical pull-up and pull-down value is 100 k Ω for all I/Os.

Each I/O line also embeds an ODT (On-Die Termination), see Figure 6-1. It consists of an internal series resistor termination scheme for impedance matching between the driver output (SAM3S) and the PCB trace impedance preventing signal reflection. The series resistor helps to reduce IOs switching current (di/dt) thereby reducing in turn, EMI. It also decreases overshoot and undershoot (ringing) due to inductance of interconnect between devices or between boards. In conclusion ODT helps diminish signal integrity issues.



Figure 6-1. On-Die Termination

6.2 System I/O Lines

System I/O lines are pins used by oscillators, test mode, reset and JTAG to name but a few. Described below are the SAM3S system I/O lines shared with PIO lines:

These pins are software configurable as general purpose I/O or system pins. At startup the default function of these pins is always used.

SYSTEM_IO bit number	Default function after reset	Other function	Constraints for normal start	Configuration
12	ERASE	PB12	Low Level at startup ⁽¹⁾	
10	DDM	PB10	-	
11	DDP	PB11	-	In Matrix User Interface Registers
7	TCK/SWCLK	PB7	-	(Refer to the SystemIO Configuration Begister in the Bus Matrix section of
6	TMS/SWDIO	PB6	-	the product datasheet.)
5	TDO/TRACESWO	PB5	-	
4	TDI	PB4	-	
-	PA7	XIN32	-	Coo fastasta (2) halaw
-	- PA8		-	See loothote - below
-	- PB9		-	Coo fastasta (3) halaw
- PB8		XOUT	-	See loothole (*) below

Table 6-1. System I/O Configuration Pin List.

Notes: 1. If PB12 is used as PIO input in user applications, a low level must be ensured at startup to prevent Flash erase before the user application sets PB12 into PIO mode,

- 2. In the product Datasheet Refer to: Slow Clock Generator of the Supply Controller section.
- 3. In the product Datasheet Refer to: 3 to 20 MHZ Crystal Oscillator information in PMC section.

6.2.1 Serial Wire JTAG Debug Port (SWJ-DP) Pins

The SWJ-DP pins are TCK/SWCLK, TMS/SWDIO, TDO/SWO, TDI and commonly provided on a standard 20-pin JTAG connector defined by ARM. For more details about voltage reference and reset state, refer to Table 3-1 on page 6.

At startup, SWJ-DP pins are configured in SWJ-DP mode to allow connection with debugging probe. Please refer to the Debug and Test Section of the product datasheet.

SWJ-DP pins can be used as standard I/Os to provide users more general input/output pins when the debug port is not needed in the end application. Mode selection between SWJ-DP mode (System IO mode) and general IO mode is performed through the AHB Matrix Special Function Registers (MATRIX_SFR). Configuration of the pad for pull-up, triggers, debouncing and glitch filters is possible regardless of the mode.

The JTAGSEL pin is used to select the JTAG boundary scan when asserted at a high level. It integrates a permanent pull-down resistor of about 15 k Ω to GND, so that it can be left unconnected for normal operations.

By default, the JTAG Debug Port is active. If the debugger host wants to switch to the Serial Wire Debug Port, it must provide a dedicated JTAG sequence on TMS/SWDIO and TCK/SWCLK which disables the JTAG-DP and enables the SW-DP. When the Serial Wire Debug Port is active, TDO/TRACESWO can be used for trace.

The asynchronous TRACE output (TRACESWO) is multiplexed with TDO. So the asynchronous trace can only be used with SW-DP, not JTAG-DP. For more information about SW-DP and JTAG-DP switching, please refer to the Debug and Test Section.





8. Product Mapping







- Asynchronous read in Page Mode supported (4- up to 32-byte page size)
- Multiple device adaptability
 - Control signals programmable setup, pulse and hold time for each Memory Bank
- Multiple Wait State Management
 - Programmable Wait State Generation
 - External Wait Request
 - Programmable Data Float Time
- Slow Clock mode supported
- Additional Logic for NAND Flash





The SysTick calibration value is fixed at 8000 which allows the generation of a time base of 1 ms with SystTick clock at 8 MHz (max HCLK/8 = 64 MHz/8).

10.7 Watchdog Timer

- 16-bit key-protected only-once-Programmable Counter
- Windowed, prevents the processor to be in a dead-lock on the watchdog access.

10.8 SysTick Timer

- 24-bit down counter
- Self-reload capability
- Flexible System timer

10.9 Real Time Timer

- Real Time Timer, allowing backup of time with different accuracies
 - 32-bit free-running back-up counter
 - Integrates a 16-bit programmable prescaler running on slow clock

11.2 Peripheral Signal Multiplexing on I/O Lines

The SAM3S product features 2 PIO controllers on 48-pin and 64-pin versions (PIOA, PIOB) or 3 PIO controllers on the 100-pin version, (PIOA, PIOB, PIOC), that multiplex the I/O lines of the peripheral set.

The SAM3S 64-pin and 100-pin PIO Controllers control up to 32 lines. (See, Table 10-2.) Each line can be assigned to one of three peripheral functions: A, B or C. The multiplexing tables in the following pages define how the I/O lines of the peripherals A, B and C are multiplexed on the PIO Controllers. The column "Comments" has been inserted in this table for the user's own comments; it may be used to track how pins are defined in an application.

Note that some peripheral functions which are output only, might be duplicated within the tables.



11.2.2 PIO Controller B Multiplexing

I/O Line	Peripheral A	Peripheral B	Peripheral C	Extra Function	System Function	Comments
PB0	PWMH0			AD4		
PB1	PWMH1			AD5		
PB2	URXD1	NPCS2		AD6/ WKUP12		
PB3	UTXD1	PCK2		AD7		
PB4	TWD1	PWMH2			TDI	
PB5	TWCK1	PWML0		WKUP13	TDO/TRACESWO	
PB6					TMS/SWDIO	
PB7					TCK/SWCLK	
PB8					XOUT	
PB9					XIN	
PB10					DDM	
PB11					DDP	
PB12	PWML1				ERASE	
PB13	PWML2	PCK0		DAC0		64/100-pin versions
PB14	NPCS1	PWMH3		DAC1		64/100-pin versions

 Table 11-3.
 Multiplexing on PIO Controller B (PIOB)





12.4 Universal Synchronous Asynchronous Receiver Transceiver (USART)

- Programmable Baud Rate Generator with Fractional Baud rate support
- 5- to 9-bit full-duplex synchronous or asynchronous serial communications
 - 1, 1.5 or 2 stop bits in Asynchronous Mode or 1 or 2 stop bits in Synchronous Mode
 - Parity generation and error detection
 - Framing error detection, overrun error detection
 - MSB- or LSB-first
 - Optional break generation and detection
 - By 8 or by-16 over-sampling receiver frequency
 - Hardware handshaking RTS-CTS
 - Receiver time-out and transmitter timeguard
 - Optional Multi-drop Mode with address generation and detection
 - Optional Manchester Encoding
 - Full modem line support on USART1 (DCD-DSR-DTR-RI)
- RS485 with driver control signal
- ISO7816, T = 0 or T = 1 Protocols for interfacing with smart cards
 - NACK handling, error counter with repetition and iteration limit
- SPI Mode
 - Master or Slave
 - Serial Clock programmable Phase and Polarity
 - SPI Serial Clock (SCK) Frequency up to MCK/4
- IrDA modulation and demodulation
 - Communication at up to 115.2 Kbps
- Test Modes
 - Remote Loopback, Local Loopback, Automatic Echo

12.5 Synchronous Serial Controller (SSC)

- Provides serial synchronous communication links used in audio and telecom applications (with CODECs in Master or Slave Modes, I²S, TDM Buses, Magnetic Card Reader)
- · Contains an independent receiver and transmitter and a common clock divider
- Offers configurable frame sync and data length
- Receiver and transmitter can be programmed to start automatically or on detection of different event on the frame sync signal
- Receiver and transmitter include a data signal, a clock signal and a frame synchronization signal

12.6 Timer Counter (TC)

- Six 16-bit Timer Counter Channels
- Wide range of functions including:
 - Frequency Measurement
 - Event Counting
- 48 SAM3S Summary



- Programmable Fault Input providing an asynchronous protection of outputs
- Stepper motor control (2 Channels)

12.8 High Speed Multimedia Card Interface (HSMCI)

- 4-bit or 1-bit Interface
- Compatibility with MultiMedia Card Specification Version 4.3
- Compatibility with SD and SDHC Memory Card Specification Version 2.0
- Compatibility with SDIO Specification Version V1.1.
- Compatibility with CE-ATA Specification 1.1
- Cards clock rate up to Master Clock divided by 2
- Boot Operation Mode support
- High Speed mode support
- Embedded power management to slow down clock rate when not used
- HSMCI has one slot supporting
 - One MultiMediaCard bus (up to 30 cards) or
 - One SD Memory Card
 - One SDIO Card
- Support for stream, block and multi-block data read and write

12.9 USB Device Port (UDP)

- USB V2.0 full-speed compliant,12 Mbits per second.
- Embedded USB V2.0 full-speed transceiver
- Embedded 2688-byte dual-port RAM for endpoints
- Eight endpoints
 - Endpoint 0: 64 bytes
 - Endpoint 1 and 2: 64 bytes ping-pong
 - Endpoint 3: 64 bytes
 - Endpoint 4 and 5: 512 bytes ping-pong
 - Endpoint 6 and 7: 64 bytes ping-pong
 - Ping-pong Mode (two memory banks) for Isochronous and bulk endpoints
- Suspend/resume logic
- Integrated Pull-up on DDP
- Pull-down resistor on DDM and DDP when disabled

12.10 Analog-to-Digital Converter (ADC)

- up to 16 Channels,
- 10/12-bit resolution
- up to 1 MSample/s
- programmable sequence of conversion on each channel
- Integrated temperature sensor
- Single ended/differential conversion



		Millimeter		Inch				
Symbol	Min	Nom	Мах	Min	Nom	Max		
А	_	_	1.60	_	_	0.063		
A1	0.05	_	0.15	0.002	_	0.006		
A2	1.35	1.40	1.45	0.053	0.055	0.057		
D		9.00 BSC		0.354 BSC				
D1		7.00 BSC			0.276 BSC			
E		9.00 BSC			0.354 BSC			
E1		7.00 BSC			0.276 BSC			
R2	0.08	-	0.20	0.003	_	0.008		
R1	0.08	-	_	0.003	_	_		
q	0°	3.5°	7 °	0°	3.5°	7 °		
θ1	0°	-	_	0°	_	_		
θ2	11°	12°	13°	11°	11° 12°			
θ_3	11°	12°	13°	11°	12°	13°		
С	0.09	-	0.20	0.004	_	0.008		
L	0.45	0.60	0.75	0.018	0.018 0.024			
L1		1.00 REF						
S	0.20	-	_	0.008	_	_		
b	0.17	0.20	0.27	0.007	0.008	0.011		
е		0.50 BSC.		0.020 BSC.				
D2		5.50		0.217				
E2	5.50 0.217							
Tolerances of Form and Position								
aaa	aaa 0.20			0.008				
bbb	0.20			0.008				
CCC		0.08	0.003					
ddd		0.08		0.003				

Table 13-1. 48-lead LQFP Package Dimensions (in mm)

14. Ordering Information

Ordering Code	MRL	Flash (Kbytes)	Package (Kbytes)	Package Type	Temperature Operating Range
ATSAM3S4CA-AU	A	256	QFP100	Green	Industrial -40°C to 85°C
ATSAM3S4CA-CU	A	256	BGA100	Green	Industrial -40°C to 85°C
ATSAM3S4BA-AU	A	256	QFP64	Green	Industrial -40°C to 85°C
ATSAM3S4BA-MU	А	256	QFN64	Green	Industrial -40°C to 85°C
ATSAM3S4AA-AU	А	256	QFP48	Green	Industrial -40°C to 85°C
ATSAM3S4AA-MU	A	256	QFN48	Green	Industrial -40°C to 85°C
ATSAM3S2CA-AU	А	128	QFP100	Green	Industrial -40°C to 85°C
ATSAM3S2CA-CU	А	128	BGA100	Green	Industrial -40°C to 85°C
ATSAM3S2BA-AU	A	128	QFP64	Green	Industrial -40°C to 85°C
ATSAM3S2BA-MU	A	128	QFN64	Green	Industrial -40°C to 85°C
ATSAM3S2AA-AU	A	128	QFP48	Green	Industrial -40°C to 85°C
ATSAM3S2AA-MU	A	128	QFN48	Green	Industrial -40°C to 85°C
ATSAM3S1CA-AU	А	64	QFP100	Green	Industrial -40°C to 85°C
ATSAM3S1CA-CU	А	64	BGA100	Green	Industrial -40°C to 85°C
ATSAM3S1BA-AU	A	64	QFP64	Green	Industrial -40°C to 85°C
ATSAM3S1BA-MU	A	64	QFN64	Green	Industrial -40°C to 85°C
ATSAM3S1AA-AU	A	64	QFP48	Green	Industrial -40°C to 85°C
ATSAM3S1AA-MU	A	64	QFN48	Green	Industrial -40°C to 85°C





Revision History

Doc. Rev	Comments	Change Request Ref.				
6500CS	Missing PGMD8 to 15 added to Table 4-1, "100-lead LQFP SAM3S4/2/1C Pinout" and Table 4-2, "100-ball LFBGA SAM3S4/2/1C Pinout".					
	Section 5.7 "Fast Startup" updated. Typo fixed on back page: 'technical'> 'technical'. Typos fixed in Section 1. "SAM3S Description". Missing title added to Table 14-1.					
	 PLLA input frequency range updated in Section 10.5 "Clock Generator". A sentence completed in Section 5.5.2 "Wait Mode". Last sentence removed from Section 9.1.3.10 "SAM-BA[®] Boot". 'three GPNVM bits' replaced by 'two GPNVM bits' in Section 9.1.3.11 "GPNVM Bits". Leftover sentence removed from Section 4.1 "SAM3S4/2/1C Package and Pinout". 					
6500BS	 "Packages" on page 1, package size or pitch updated. Table 1-1, "Configuration Summary", ADC column updated, footnote gives precision on reserved channel. Table 4-2, "100-ball LFBGA SAM3S4/2/1C Pinout", pinout information is available. Figure 5-1, "Single Supply", Figure 5-2, "Core Externally Supplied", updated notes below figures. Figure 5-2, "Core Externally Supplied", Figure 5-3, "Backup Battery", ADC, DAC, Analog Comparator supply is 2.0V-3.6V. Section 12.13 "Analog Comparator", "Peripherals" on page 1, reference to "window function" removed. 	7214 6981 7201 7243/rfo 7103				
	Section 9.1.3.8 "Unique Identifier", Each device integrates its own 128-bit unique identifier.	7307				
6500AS	First issue					