



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	S12Z
Core Size	16-Bit
Speed	50MHz
Connectivity	CANbus, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	31
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 40V
Data Converters	A/D 9x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP Exposed Pad
Supplier Device Package	64-HLQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s912zvmc12f2wkhr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

9.3	Key Features	. 363
	9.3.1 Modes of Operation	. 364
	9.3.2 Block Diagram	. 367
9.4	Signal Description	. 368
	9.4.1 Detailed Signal Descriptions	. 368
9.5	Memory Map and Register Definition	. 369
	9.5.1 Module Memory Map	. 369
	9.5.2 Register Descriptions	. 372
9.6	Functional Description	. 406
	9.6.1 Overview	. 406
	9.6.2 Analog Sub-Block	. 406
	9.6.3 Digital Sub-Block	. 407
9.7	Resets	. 420
9.8	Interrupts	. 420
	9.8.1 ADC Conversion Interrupt	. 420
	9.8.2 ADC Sequence Abort Done Interrupt	
	9.8.3 ADC Error and Conversion Flow Control Issue Interrupt	. 421
9.9	Use Cases and Application Information	
	9.9.1 List Usage — CSL single buffer mode and RVL single buffer mode	
	9.9.2 List Usage — CSL single buffer mode and RVL double buffer mode	
	9.9.3 List Usage — CSL double buffer mode and RVL double buffer mode	
	9.9.4 List Usage — CSL double buffer mode and RVL single buffer mode	
	9.9.5 List Usage — CSL double buffer mode and RVL double buffer mode	. 424
	9.9.6 RVL swapping in RVL double buffer mode and related registers ADCIMDRI and ADCEOLRI 424	
	9.9.7 Conversion flow control application information	. 426
	9.9.8 Continuous Conversion	
	9.9.9 Triggered Conversion — Single CSL	
	9.9.10 Fully Timing Controlled Conversion	. 430
	Chapter 10	
	Supply Voltage Sensor - (BATSV3)	
10.1	Introduction	. 431
	10.1.1 Features	
	10.1.2 Modes of Operation	. 431
	10.1.3 Block Diagram	
10.2	External Signal Description	. 432
	10.2.1 VSUP — Voltage Supply Pin	
10.3	Memory Map and Register Definition	. 433
	10.3.1 Register Summary	. 433
	10.3.2 Register Descriptions	
10.4	Functional Description	
	10.4.1 General	
	10.4.2 Interrupts	. 437

Chapter 11 Timer Module (TIM16B4CV3) Block Description

11.1	Introduction	441
	11.1.1 Features	441
	11.1.2 Modes of Operation	441
	11.1.3 Block Diagrams	442
11.2	External Signal Description	
	11.2.1 IOC3 - IOC0 — Input Capture and Output Compare Channel 3-0	443
11.3	Memory Map and Register Definition	443
	11.3.1 Module Memory Map	443
	11.3.2 Register Descriptions	443
11.4	Functional Description	455
	11.4.1 Prescaler	
	11.4.2 Input Capture	
	11.4.3 Output Compare	
11.5	Resets	
11.6	1	
	11.6.1 Channel [3:0] Interrupt (C[3:0]F)	
	11.6.2 Timer Overflow Interrupt (TOF)	458
	Objection 40	
	Chapter 12	
	Timer Module (TIM16B2CV3) Block Description	
12.1	Introduction	
	12.1.1 Features	
	12.1.2 Modes of Operation	
	12.1.3 Block Diagrams	
12.2	External Signal Description	
	12.2.1 IOC1 - IOC0 — Input Capture and Output Compare Channel 1-0	
12.3	Memory Map and Register Definition	
	12.3.1 Module Memory Map	
	12.3.2 Register Descriptions	
12.4	Functional Description	
	12.4.1 Prescaler	
	12.4.2 Input Capture	
10.5	12.4.3 Output Compare	
12.5		
12.6	Interrupts	
	12.6.1 Channel [1:0] Interrupt (C[1:0]F)	
	12.6.2 Timer Overflow Interrupt (TOF)	4/6
	Chapter 13	
	Scalable Controller Area Network (S12MSCANV3)	
12 1	•	177
13.1	Introduction	
	13.1.1 Glossary	4/8

Table 1-9. Pin Summary For 80-Pin Package Option (ZVMC256 Only) (Sheet 5 of 5)

Pin	Pin	Function (Priority and routing options defined in PIM chapter)							Supply	Internal Pull Resistor	
#	Name	1st Func.	2nd Func.	3rd Func.	4th Func.	5th Func.	6th Func.	7th Func.	Зирріу	CTRL	Reset State
71	PS1	KWS1	TXD1	SCK0	PTUT1	CPDR0	TXCAN 0	IOC0_2	V_{DDX}	PERS/ PPSS	Up
72	PS0	KWS0	RXD1	SS0	PTUT0	RXCAN 0	IOC0_1	_	V _{DDX}	PERS/ PPSS	Up
73	VDDF	_	_	_	_	_	_	_	V_{DDF}	_	_
74	VSS1	_	_	_	_	_	_	_	V_{DD}	_	_
75	VDD	_	_	_	_	_	_	_	V_{DD}	_	_
76	PP1	KWP1	PWM1_ 1	PWM0_ 1	IRQ	_	_	_	V _{DDX}	PPRP/ PPSP	Off
77	PP0/ EVDD1	KWP0	PWM1_ 5	ECLK	FAULT5	XIRQ		_	V_{DDX}	PPRP/ PPSP	Off
78	VDDX1					_			V_{DDX}		_
79	VSSX1					_			V_{DDX}	_	
80	BKGD	MODC	_	_	_	_	_	_	V_{DDX}	_	Up

1.8 Internal Signal Mapping

This section specifies the mapping of inter-module signals at device level.

1.8.1 ADC Connectivity

1.8.1.1 ADC Reference Voltages

The ZVMC256 includes ADC12B_LBA V3 which features VRH_2, VRH_1, VRH_0 and VRL_0. On these devices for each ADC instance VRH_0 is mapped to VDDA, VRH_1 is mapped to VDDS1 and VRH_2 is mapped to VDDS2. VRL_0 is mapped to VSSA. Both VDDS1 and VDDS2 must be enabled by bits in the CPMUVREGCTL register before they can be used as references. When using VDDS1 or VDDS2 as VRH reference, the reference is impacted by a voltage drop across the internal short circuit protection switch. This is specified in Section C.1.1.5.

All other devices in the family include ADC12B_LBA V1, which features VRH_1, VRH_0, VRL_1 and VRL_0. On these devices, for both ADC instances, VRL_0 and VRL_1 are mapped to VSSA, whereby VRL_0 is the preferred reference for low noise. For both ADC instances VRH_1 is mapped to VDDA and VRH_0 is mapped to PAD8.

Chapter 4 Interrupt (S12ZINTV0)

Address	Register Name	Bit 7	6	5	4	3	2	1	Bit 0		
0x00001D	INT_CFDATA5 R	0	0	0	0	0]			
	w							1			
0x00001E	INT_CFDATA6 R	0	0	0	0	0					
	w							PRIOLVL[2:0]			
0x00001F	INT_CFDATA7 R	0	0	0	0	0					
	w	-					PRIOLVL[2:0]				
	= Unimplemented or Reserved										

Figure 4-2. INT Register Summary

4.3.2.1 Interrupt Vector Base Register (IVBR)




Figure 4-3. Interrupt Vector Base Register (IVBR)

Read: Anytime Write: Anytime

Table 4-4. IVBR Field Descriptions

Field	Description
15–1 IVB_ADDR [15:1]	Interrupt Vector Base Address Bits — These bits represent the upper 15 bits of all vector addresses. Out of reset these bits are set to 0xFFFE (i.e., vectors are located at 0xFFFE00–0xFFFFF). Note: A system reset will initialize the interrupt vector base register with "0xFFFE" before it is used to
	determine the reset vector address. Therefore, changing the IVBR has no effect on the location of the reset vector (0xFFFFFC–0xFFFFFF).

4.3.2.2 Interrupt Request Configuration Address Register (INT_CFADDR)




Figure 4-4. Interrupt Configuration Address Register (INT_CFADDR)

Read: Anytime

MC9S12ZVM Family Reference Manual Rev. 2.11

Chapter 5 Background Debug Controller (S12ZBDCV2)

Table 5-1. Revision History

Revision Number	Revision Date	Sections Affected	Description of Changes
V2.04	03.Dec.2012	Section 5.1.3.3	Included BACKGROUND/ Stop mode dependency
V2.05	22.Jan.2013	Section 5.3.2.2	Improved NORESP description and added STEP1/ Wait mode dependency
V2.06	22.Mar.2013	Section 5.3.2.2	Improved NORESP description of STEP1/ Wait mode dependency
V2.07	11.Apr.2013	Section 5.1.3.3.1	Improved STOP and BACKGROUND interdepency description
V2.08	31.May.2013	Section 5.4.4.4 Section 5.4.7.1	Removed misleading WAIT and BACKGROUND interdepency description Added subsection dedicated to Long-ACK
V2.09	29.Aug.2013	Section 5.4.4.12	Noted that READ_DBGTB is only available for devices featuring a trace buffer.
V2.10	21.Oct.2013	Section 5.1.3.3.2	Improved description of NORESP dependence on WAIT and BACKROUND
V2.11	02.Feb.2015	Section 5.1.3.3.1 Section 5.3.2	Corrected name of clock that can stay active in Stop mode

5.1 Introduction

The background debug controller (BDC) is a single-wire, background debug system implemented in onchip hardware for minimal CPU intervention. The device BKGD pin interfaces directly to the BDC.

The S12ZBDC maintains the standard S12 serial interface protocol but introduces an enhanced handshake protocol and enhanced BDC command set to support the linear instruction set family of S12Z devices and offer easier, more flexible internal resource access over the BDC serial interface.

5.1.1 Glossary

Table 5-2. Glossary Of Terms

Term	Definition
DBG	On chip Debug Module
BDM	Active Background Debug Mode
CPU	S12Z CPU
SSC	Special Single Chip Mode (device operating mode
NSC	Normal Single Chip Mode (device operating mode)
BDCSI	Background Debug Controller Serial Interface. This refers to the single pin BKGD serial interface.
EWAIT	Optional S12 feature which allows external devices to delay external accesses until deassertion of EWAIT

Row	Command	Base Address	00	01	10	11
10	READ_SAME.08	_			Accessed	
11	READ_SAME.16	_			Accessed	Accessed
12	READ_SAME.32	_	Accessed	Accessed	Accessed	Accessed
13	READ_MEM.08	0x004003				Accessed
14	READ_SAME.08	_				Accessed
15	READ_SAME.16	_			Accessed	Accessed
16	READ_SAME.32	_	Accessed	Accessed	Accessed	Accessed
17	READ_MEM.16	0x004001		Accessed	Accessed	
18	READ_SAME.08	_		Accessed		
19	READ_SAME.16	_		Accessed	Accessed	
20	READ_SAME.32	_	Accessed	Accessed	Accessed	Accessed
21	READ_MEM.16	0x004003			Accessed	Accessed
22	READ_SAME.08	_				Accessed
23	READ_SAME.16	_			Accessed	Accessed
24	READ_SAME.32	_	Accessed	Accessed	Accessed	Accessed

Table 5-12. Consecutive READ_SAME Accesses With Variable Size

5.4.6 BDC Serial Interface

The BDC communicates with external devices serially via the BKGD pin. During reset, this pin is a mode select input which selects between normal and special modes of operation. After reset, this pin becomes the dedicated serial interface pin for the BDC.

The BDC serial interface uses an internal clock source, selected by the CLKSW bit in the BDCCSR register. This clock is referred to as the target clock in the following explanation.

The BDC serial interface uses a clocking scheme in which the external host generates a falling edge on the BKGD pin to indicate the start of each bit time. This falling edge is sent for every bit whether data is transmitted or received. Data is transferred most significant bit (MSB) first at 16 target clock cycles per bit. The interface times out if during a command 512 clock cycles occur between falling edges from the host. The timeout forces the current command to be discarded.

The BKGD pin is a pseudo open-drain pin and has a weak on-chip active pull-up that is enabled at all times. It is assumed that there is an external pull-up and that drivers connected to BKGD do not typically drive the high level. Since R-C rise time could be unacceptably long, the target system and host provide brief drive-high (speedup) pulses to drive BKGD to a logic 1. The source of this speedup pulse is the host for transmit cases and the target for receive cases.

The timing for host-to-target is shown in Figure 5-6 and that of target-to-host in Figure 5-7 and Figure 5-8. All cases begin when the host drives the BKGD pin low to generate a falling edge. Since the host and target operate from separate clocks, it can take the target up to one full clock cycle to recognize this edge; this synchronization uncertainty is illustrated in Figure 5-6. The target measures delays from this perceived start of the bit time while the host measures delays from the point it actually drove BKGD low

Chapter 5 Background Debug Controller (S12ZBDCV2)

to start the bit up to one target clock cycle earlier. Synchronization between the host and target is established in this manner at the start of every bit time.

Figure 5-6 shows an external host transmitting a logic 1 and transmitting a logic 0 to the BKGD pin of a target system. The host is asynchronous to the target, so there is up to a one clock-cycle delay from the host-generated falling edge to where the target recognizes this edge as the beginning of the bit time. Ten target clock cycles later, the target senses the bit level on the BKGD pin. Internal glitch detect logic requires the pin be driven high no later than eight target clock cycles after the falling edge for a logic 1 transmission.

Since the host drives the high speedup pulses in these two cases, the rising edges look like digitally driven signals.




Figure 5-6. BDC Host-to-Target Serial Bit Timing

Figure 5-7 shows the host receiving a logic 1 from the target system. The host holds the BKGD pin low long enough for the target to recognize it (at least two target clock cycles). The host must release the low drive at the latest after 6 clock cycles, before the target drives a brief high speedup pulse seven target clock cycles after the perceived start of the bit time. The host should sample the bit level about 10 target clock cycles after it started the bit time.

Table 6-42. Comparator Address Bus Matches

Access	Address	ADDR[n]	ADDR[n+1]	ADDR[n+2]	ADDR[n+3]
8-bit	ADDR[n]	Match	No Match	No Match	No Match

If the comparator INST bit is set, the comparator address register contents are compared with the PC, the data register contents and access type bits are ignored. The comparator address register must be loaded with the address of the first opcode byte.

6.4.2.2 Address and Data Comparator Match

Comparators A and C feature data comparators, for data access comparisons. The comparators do not evaluate if accessed data is valid. Accesses across aligned 32-bit boundaries are split internally into consecutive accesses. The data comparator mapping to accessed addresses for the CPU is shown in Table 6-43, whereby the Address column refers to the lowest 2 bits of the lowest accessed address. This corresponds to the most significant data byte.

Table 6-43. Comparator Data Byte Alignment

Address[1:0]	Data Comparator
00	DBGxD0
01	DBGxD1
10	DBGxD2
11	DBGxD3

The fixed mapping of data comparator bytes to addresses within a 32-bit data field ensures data matches independent of access size. To compare a single data byte within the 32-bit field, the other bytes within that field must be masked using the corresponding data mask registers. This ensures that any access of that byte (32-bit,16-bit or 8-bit) with matching data causes a match. If no bytes are masked then the data comparator always compares all 32-bits and can only generate a match on a 32-bit access with correct 32-bit data value. In this case, 8-bit or 16-bit accesses within the 32-bit field cannot generate a match even if the contents of the addressed bytes match because all 32-bits must match. In Table 6-44 the Access Address column refers to the address bits[1:0] of the lowest accessed address (most significant data byte).

Table 6-44. Data Register Use Dependency On CPU Access Type

				Memory Address[2:0]						
Case	Access Address	Access Size	000	001	010	011	100	101	110	
1	00	32-bit	DBGxD0	DBGxD1	DBGxD2	DBGxD3				
2	01	32-bit		DBGxD1	DBGxD2	DBGxD3	DBGxD0			
3	10	32-bit			DBGxD2	DBGxD3	DBGxD0	DBGxD1		
4	11	32-bit				DBGxD3	DBGxD0	DBGxD1	DBGxD2	
5	00	16-bit	DBGxD0	DBGxD1						
6	01	16-bit		DBGxD1	DBGxD2					
7	10	16-bit			DBGxD2	DBGxD3				

MC9S12ZVM Family Reference Manual Rev. 2.11

9.3.1 Modes of Operation

9.3.1.1 Conversion Modes

This architecture provides **single**, **multiple**, or **continuous conversion** on a **single channel** or on **multiple channels based on the Command Sequence List**.

9.3.1.2 MCU Operating Modes

MCU Stop Mode

Before issuing an MCU Stop Mode request the ADC should be idle (no conversion or conversion sequence or Command Sequence List ongoing).

If a conversion, conversion sequence, or CSL is in progress when an MCU Stop Mode request is issued, a Sequence Abort Event occurs automatically and any ongoing conversion finish. After the Sequence Abort Event finishes, if the STR_SEQA bit is set (STR_SEQA=1), then the conversion result is stored and the corresponding flags are set. If the STR_SEQA bit is cleared (STR_SEQA=0), then the conversion result is not stored and the corresponding flags are not set. The microcontroller then enters MCU Stop Mode without SEQAD_IF being set. Alternatively, the Sequence Abort Event can be issued by software before an MCU Stop Mode request. As soon as flag SEQAD_IF is set the MCU Stop Mode request can be is issued. With the occurrence of the MCU Stop Mode Request until exit from Stop Mode all flow control signals (RSTA, SEQA, LDOK, TRIG) are cleared.

After exiting MCU Stop Mode, the following happens in the order given with expected event(s) depending on the conversion flow control mode:

- In ADC conversion flow control mode "Trigger Mode" a Restart Event is expected to simultaneously set bits TRIG and RSTA, causing the ADC to execute the Restart Event (CMD_IDX and RVL_IDX cleared) followed by the Trigger Event. The Restart Event can be generated automatically after exit from MCU Stop Mode if bit AUT_RSTA is set.
- In ADC conversion flow control mode "Restart Mode", a Restart Event is expected to set bit RSTA only (ADC already aborted at MCU Stop Mode entry hence bit SEQA must not be set simultaneously) causing the ADC to execute the Restart Event (CDM_IDX and RVL_IDX cleared). The Restart Event can be generated automatically after exit from MCU Stop Mode if bit AUT_RSTA is set.
- The RVL buffer select (RVL_SEL) is not changed if a CSL is in process at MCU Stop Mode request. Hence the same buffer will be used after exit from Stop Mode that was used when the Stop Mode request occurred.

NOTE

In principle, the MCU could stay in Wait Mode for a shorter period of time than the ADC needs to abort an ongoing conversion (range of µµµµµs). Therefore in case a Sequence Abort Event is issued automatically due to MCU Wait Mode request a following Restart Event after exit from MCU Wait Mode can not be executed before ADC has finished this Sequence Abort Event. The Restart Event is detected but it is pending. This applies in case MCU Wait Mode is exited before ADC has finished the Sequence Abort Event and a Restart Event is issued immediately after exit from MCU Wait Mode. Bit READY can be used by software to detect when the Restart Event can be issued without latency time in processing the event (see also Figure 9-1).




Figure 9-1. Conversion Flow Control Diagram - Wait Mode (SWAI=1'b1, AUT RSTA=1'b0)

MCU Freeze Mode

Depending on the ADC Freeze Mode configuration bit FRZ_MOD, the ADC either continues conversion in Freeze Mode or freezes conversion at next conversion boundary before the MCU Freeze Mode is entered. After exit from MCU Freeze Mode with previously frozen conversion sequence the ADC continues the conversion with the next conversion command and all ADC interrupt flags are unchanged during MCU Freeze Mode.

Address	Name		Bit 7	6	5	4	3	2	1	Bit 0	
0x0010	ADCEOLRI	R W	CSL_EOL	RVL_EOL	0	0	0	0	0	0	
00044	Danamad	vv R	0	0	0	0	0	0	0	0	
0x0011	Reserved	W									
0x0012	Reserved	R W	0	0	0	0	0	0	0	0	
0x0013	Reserved	R	Reserved		Reserved				0	0	
0.0013		W									
0x0014	ADCCMD_0 (V1)	R W	CMD_	_SEL	0 0			INTFLG_SEL[3:0]			
0x0014	ADCCMD_0 (V2, V3)	R W	CMD_	_SEL	OPT[[1:0]		INTFLG	i_SEL[3:0]		
0x0015	ADCCMD_1 (V1, V2)	R W	VRH_SEL	VRL_SEL			CH_S	SEL[5:0]			
0x0015	ADCCMD_1 (V3)	R W	VRH_S	EL[1:0]			CH_S	SEL[5:0]			
0x0016	ADCCMD_2 (V1)	R W			SMP[4:0]			0	0	Reserved	
0x0016	ADCCMD_2 (V2, V3)	R W			SMP[4:0]			ОРТ	[3:2]	Reserved	
0x0017	ADCCMD_3	R W	Reserved	Reserved Reserved Reserved							
0x0018	Reserved	R W				Re	served				
0x0019	Reserved	R W				Re	served				
0x001A	Reserved	R W				Re	served				
0x001B	Reserved	R W				Re	served				
0x001C	ADCCIDX	R W	0	0			CMD_	_IDX[5:0]			
0x001D	ADCCBP_0	R W				CMD_F	PTR[23:16]				
0x001E	ADCCBP_1	R W				CMD_I	PTR[15:8]				
0x001F	ADCCBP_2	R W			CMD_P	TR[7:2]			0	0	
0x0020	ADCRIDX	R W	0	0			RES_	_IDX[5:0]			
0x0021	ADCRBP_0	R W	0	0 0 0 RES_PTR[19:16]							
0x0022	ADCRBP_1	R W	RES_PTR[15:8]								
0x0023	ADCRBP_2	R W	RES_PTR[7:2] 0 0								
	= Unimplemented or Reserved										

Figure 9-3. ADC12B_LBA Register Summary (Sheet 2 of 3)

MC9S12ZVM Family Reference Manual Rev. 2.11

9.5.2.24 ADC Command and Result Offset Register 1 (ADCCROFF1)

It is important to note that these bits do not represent absolute addresses instead it is an sample offset (object size 16bit for RVL, object size 32bit for CSL).

Module Base + 0x0025

7 6 5 4 3 2 1 0

R 0
W
CMDRES_OFF1[6:0]

Reset 0 0 0 0 0 0 0 0 0

= Unimplemented or Reserved

Figure 9-27. ADC Command and Result Offset Register 1 (ADCCROFF1)

Read: Anytime

Write: These bits are writable if bit ADC_EN clear or bit SMOD_ACC set

Table 9-32. ADCCROFF1 Field Descriptions

Field	Description
6-0 CMDRES_OFF1 [6:0]	ADC Result Address Offset Value — These bits represent the conversion command and result offset value relative to the conversion command base pointer address and result base pointer address in the memory map to refer to CSL_1 and RVL_1. It is used to calculate the address inside the system RAM to which the result at the end of the current conversion is stored to and the area (RAM or NVM) from which the conversion commands are loaded from. These bits do not represent absolute addresses instead it is an sample offset (object size 16bit for RVL, object size 32bit for CSL).,These bits can only be modified if bit ADC_EN is clear. See also Section 9.6.3.2.2, "Introduction of the two Command Sequence Lists (CSLs) and Section 9.6.3.2.3, "Introduction of the two Result Value Lists (RVLs) for more details.

Table 12-2. TIOS Field Descriptions

Note: Writing to unavailable bits has no effect. Reading from unavailable bits return a zero.

Field	Description
	Input Capture or Output Compare Channel Configuration O The corresponding implemented channel acts as an input capture. The corresponding implemented channel acts as an output compare.

12.3.2.2 Timer Compare Force Register (CFORC)

Module Base + 0x0001




Figure 12-5. Timer Compare Force Register (CFORC)

Read: Anytime but will always return 0x0000 (1 state is transient)

Write: Anytime

Table 12-3. CFORC Field Descriptions

Note: Writing to unavailable bits has no effect. Reading from unavailable bits return a zero.

Field	Description
1:0 FOC[1:0]	Note: Force Output Compare Action for Channel 1:0 — A write to this register with the corresponding data bit(s) set causes the action which is programmed for output compare "x" to occur immediately. The action taken is the same as if a successful comparison had just taken place with the TCx register except the interrupt flag does not get set. If forced output compare on any channel occurs at the same time as the successful output compare then forced output compare action will take precedence and interrupt flag won't get set.

12.3.2.3 Timer Count Register (TCNT)

Module Base + 0x0004




Figure 12-6. Timer Count Register High (TCNTH)

Figure 13-24. Receive/Transmit Message Buffer — Extended Identifier Mapping

Register Name		Bit 7	6	5	4	3	2	1	Bit0
0x00X0 IDR0	R W	ID28	ID27	ID26	ID25	ID24	ID23	ID22	ID21
0x00X1 IDR1	R W	ID20	ID19	ID18	SRR (=1)	IDE (=1)	ID17	ID16	ID15
0x00X2 IDR2	R W	ID14	ID13	ID12	ID11	ID10	ID9	ID8	ID7
0x00X3 IDR3	R W	ID6	D6 ID5 ID4 ID3		ID3	ID2 ID1		ID0	RTR
0x00X4 DSR0	R W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0x00X5 DSR1	R W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0x00X6 DSR2	R W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0x00X7 DSR3	R W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0x00X8 DSR4	R W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0x00X9 DSR5	R W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0x00XA DSR6	R W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0x00XB DSR7	R W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0x00XC DLR	R W					DLC3	DLC2	DLC1	DLC0

Chapter 14 Programmable Trigger Unit (PTUV3)

- Global Load OK support, to guarantee coherent update of all control loop modules
- Trigger values stored inside the global memory map, basically inside system memory
- Software generated reload event and Trigger event generation for debugging

Modes of Operation 14.1.2

The PTU module behaves as follows in the system power modes:

- 1. Run mode
 - All PTU features are available.
- 2. Wait mode
 - All PTU features are available.
- 3. Freeze Mode

Depends on the PTUFRZ register bit setting the internal counter is stopped and no trigger events will be generated.

4. Stop mode

The PTU is disabled and the internal counter is stopped; no trigger events will be generated. The content of the configuration register is unchanged.

Chapter 22 Pulse-Width Modulator (S12PWM8B8CV2)

Table 22-1. Revision History

Revision Number	Revision Date	Sections Affected	Description of Changes
v02.00	Feb. 20, 2009	All	Initial revision of scalable PWM. Started from pwm_8b8c (v01.08).

22.1 Introduction

The Version 2 of S12 PWM module is a channel scalable and optimized implementation of S12 PWM8B8C Version 1. The channel is scalable in pairs from PWM0 to PWM7 and the available channel number is 2, 4, 6 and 8. The shutdown feature has been removed and the flexibility to select one of four clock sources per channel has improved. If the corresponding channels exist and shutdown feature is not used, the Version 2 is fully software compatible to Version 1.

22.1.1 Features

The scalable PWM block includes these distinctive features:

- Up to eight independent PWM channels, scalable in pairs (PWM0 to PWM7)
- Available channel number could be 2, 4, 6, 8 (refer to device specification for exact number)
- Programmable period and duty cycle for each channel
- Dedicated counter for each PWM channel
- Programmable PWM enable/disable for each channel
- Software selection of PWM duty pulse polarity for each channel
- Period and duty cycle are double buffered. Change takes effect when the end of the effective period is reached (PWM counter reaches zero) or when the channel is disabled.
- Programmable center or left aligned outputs on individual channels
- Up to eight 8-bit channel or four 16-bit channel PWM resolution
- Four clock sources (A, B, SA, and SB) provide for a wide range of frequencies
- Programmable clock select logic

22.1.2 Modes of Operation

There is a software programmable option for low power consumption in wait mode that disables the input clock to the prescaler.

Chapter 22 Pulse-Width Modulator (S12PWM8B8CV2)


In freeze mode there is a software programmable option to disable the input clock to the prescaler. This is useful for emulation.

Wait: The prescaler keeps on running, unless PSWAI in PWMCTL is set to 1.

Freeze: The prescaler keeps on running, unless PFRZ in PWMCTL is set to 1.

22.1.3 Block Diagram

Figure 22-1 shows the block diagram for the 8-bit up to 8-channel scalable PWM block.



– – – Maximum possible channels, scalable in pairs from PWM0 to PWM7.

Figure 22-1. Scalable PWM Block Diagram

22.2 External Signal Description

The scalable PWM module has a selected number of external pins. Refer to device specification for exact number.

MC9S12ZVM Family Reference Manual Rev. 2.11

Table 22-10. PWMCTL Field Descriptions

Note: Bits related to available channels have functional significance. Writing to unavailable bits has no effect. Read from unavailable bits return a zero

Field	Description
7 CON67	Concatenate Channels 6 and 7 0 Channels 6 and 7 are separate 8-bit PWMs. 1 Channels 6 and 7 are concatenated to create one 16-bit PWM channel. Channel 6 becomes the high order byte and channel 7 becomes the low order byte. Channel 7 output pin is used as the output for this 16-bit PWM (bit 7 of port PWMP). Channel 7 clock select control-bit determines the clock source, channel 7 polarity bit determines the polarity, channel 7 enable bit enables the output and channel 7 center aligned enable bit determines the output mode.
6 CON45	Concatenate Channels 4 and 5 0 Channels 4 and 5 are separate 8-bit PWMs. 1 Channels 4 and 5 are concatenated to create one 16-bit PWM channel. Channel 4 becomes the high order byte and channel 5 becomes the low order byte. Channel 5 output pin is used as the output for this 16-bit PWM (bit 5 of port PWMP). Channel 5 clock select control-bit determines the clock source, channel 5 polarity bit determines the polarity, channel 5 enable bit enables the output and channel 5 center aligned enable bit determines the output mode.
5 CON23	Concatenate Channels 2 and 3 0 Channels 2 and 3 are separate 8-bit PWMs. 1 Channels 2 and 3 are concatenated to create one 16-bit PWM channel. Channel 2 becomes the high order byte and channel 3 becomes the low order byte. Channel 3 output pin is used as the output for this 16-bit PWM (bit 3 of port PWMP). Channel 3 clock select control-bit determines the clock source, channel 3 polarity bit determines the polarity, channel 3 enable bit enables the output and channel 3 center aligned enable bit determines the output mode.
4 CON01	Concatenate Channels 0 and 1 0 Channels 0 and 1 are separate 8-bit PWMs. 1 Channels 0 and 1 are concatenated to create one 16-bit PWM channel. Channel 0 becomes the high order byte and channel 1 becomes the low order byte. Channel 1 output pin is used as the output for this 16-bit PWM (bit 1 of port PWMP). Channel 1 clock select control-bit determines the clock source, channel 1 polarity bit determines the polarity, channel 1 enable bit enables the output and channel 1 center aligned enable bit determines the output mode.
3 PSWAI	PWM Stops in Wait Mode — Enabling this bit allows for lower power consumption in wait mode by disabling the input clock to the prescaler. O Allow the clock to the prescaler to continue while in wait mode. Stop the input clock to the prescaler whenever the MCU is in wait mode.
2 PFRZ	PWM Counters Stop in Freeze Mode — In freeze mode, there is an option to disable the input clock to the prescaler by setting the PFRZ bit in the PWMCTL register. If this bit is set, whenever the MCU is in freeze mode, the input clock to the prescaler is disabled. This feature is useful during emulation as it allows the PWM function to be suspended. In this way, the counters of the PWM can be stopped while in freeze mode so that once normal program flow is continued, the counters are re-enabled to simulate real-time operations. Since the registers can still be accessed in this mode, to re-enable the prescaler clock, either disable the PFRZ bit or exit freeze mode. O Allow PWM to continue while in freeze mode. Disable PWM input clock to the prescaler whenever the part is in freeze mode. This is useful for emulation.

22.3.2.7 PWM Clock A/B Select Register (PWMCLKAB)

Each PWM channel has a choice of four clocks to use as the clock source for that channel as described below.

Appendix F NVM Electrical Parameters

Table F-5. FTMRZ256K1KNVM Timing Characteristics (Junction Temperature From -40°C To +150°C)

Derivative ZVMC256											
Num	Command	f _{NVMOP} cycle	f _{NVMBUS} cycle	Symbol	Min ⁽¹⁾	Typ ⁽²⁾	Max ⁽³⁾	Worst (4)	Unit		
1	Bus frequency	_	1	f _{NVMBUS}	1	50	50	50	MHz		
2	NVM Operating frequency	1	_	f _{NVMOP}	8.0	1.0	1.05	1.05	MHz		
3	Erase Verify All Blocks	0	66973	t _{RD1ALL}	1.34	1.34	2.68	133.95	ms		
4	Erase Verify Block (Pflash)	0	66284	t _{RD1BLK_P}	1.33	1.33	2.65	132.57	ms		
5	Erase Verify Block (EEPROM)	0	1101	t _{RD1BLK_D}	0.02	0.02	0.04	2.20	ms		
6	Erase Verify P-Flash Section	0	640	t _{RD1SEC}	0.01	0.01	0.03	1.28	ms		
7	Read Once	0	512	t _{RDONCE}	10.24	10.24	10.24	512.00	us		
8	Program P-Flash (4 Word)	164	3221	t _{PGM_4}	0.22	0.23	0.42	13.09	ms		
9	Program Once	164	3138	t _{PGMONCE}	0.22	0.23	0.23	3.34	ms		
10	Erase All Blocks	200126	67786	t _{ERSALL}	191.95	201.48	202.84	385.73	ms		
11	Erase Flash Block (Pflash)	200120	66855	t _{ERSBLK_P}	191.93	201.46	202.79	383.86	ms		
12	Erase Flash Block (EEPROM)	100060	1401	t _{ERSBLK_D}	95.32	100.09	100.12	127.88	ms		
13	Erase P-Flash Sector	20015	1022	t _{ERSPG}	19.08	20.04	20.06	27.06	ms		
14	Unsecure Flash	200126	67864	t _{UNSECU}	191.95	201.48	202.84	385.89	ms		
15	Verify Backdoor Access Key	0	524	t _{VFYKEY}	10.48	10.48	10.48	524.00	us		
16	Set User Margin Level	0	477	t _{MLOADU}	9.54	9.54	9.54	477.00	us		
17	Set Factory Margin Level	0	486	t _{MLOADF}	9.72	9.72	9.72	486.00	us		
18	Erase Verify EEPROM Sector	0	613	t _{DRD1SEC}	0.01	0.01	0.02	1.23	ms		
19	Program EEPROM (1 Word)	68	1694	t _{DPGM_1}	0.10	0.10	0.20	6.86	ms		
20	Program EEPROM (2 Word)	136	2718	t _{DPGM_2}	0.18	0.19	0.35	11.04	ms		
21	Program EEPROM (3 Word)	204	3742	t _{DPGM_3}	0.27	0.28	0.50	15.22	ms		
22	Program EEPROM (4 Word)	272	4766	t _{DPGM_4}	0.35	0.37	0.65	19.40	ms		
23	Erase EEPROM Sector	5015	839	t _{DERSPG}	4.79	5.03	20.35	39.34	ms		
24	Protection Override	0	506	t _{PRTOVRD}	10.12	10.12	10.12	506.00	us		

^{1.} Minimum times are based on maximum $f_{\mbox{\scriptsize NVMOP}}$ and maximum $f_{\mbox{\scriptsize NVMBUS}}$

- 2. Typical times are based on typical $f_{\mbox{\scriptsize NVMOP}}$ and typical $f_{\mbox{\scriptsize NVMBUS}}$
- 3. Maximum times are based on typical $f_{\mbox{\scriptsize NVMOP}}$ and typical $f_{\mbox{\scriptsize NVMBUS}}$ plus aging
- 4. Worst times are based on minimum $\rm f_{NVMOP}$ and minimum $\rm f_{NVMBUS}$ plus aging

M.13 0x0600-0x063F ADC0

Address	Name		Bit 7	6	5	4	3	2	1	Bit 0		
0x0600	ADC0CTL_0	R W	ADC_EN	ADC_SR	FRZ_MOD	SWAI	ACC_C	FG[1:0]	STR_SEQ A	MOD_CF G		
0x0601	ADC0CTL_1	R	CSL_BMO	_	SMOD_A	AUT_RST	0	0	0	0		
	_	W	D	D	CC DBECC E	Α	55151		_			
0x0602	ADC0STS	R	CSL_SEL	RVL_SEL	RR	Reserved	READY	0	0	0		
0.,000	ADCOTINA	W R	0				DDC(C.O)					
0x0603	ADC0TIM	W					PRS[6:0]	Г				
0x0604	ADC0FMT	R W	DJM	0	0	0	0		SRES[2:0]			
0x0605	ADC0FLWCTL	R W	SEQA	TRIG	RSTA	LDOK	0	0	0	0		
0x0606	ADC0EIE	R W	IA_EIE	CMD_EIE	EOL_EIE	Reserved	TRIG_EIE	RSTAR_EI E	LDOK_EIE	0		
0x0607	ADC0IE	R W	SEQAD_I E	CONIF_OI E	Reserved	0	0	0	0	0		
0x0608	ADC0EiF	R W	IA_EIF	CMD_EIF	EOL_EIF	Reserved	TRIG_EIF	RSTAR_EI F	LDOK_EIF	0		
0x0609	ADC0IF	R W	SEQAD_I F	CONIF_OI F	Reserved	0	0	0	0	0		
0x060A	ADC0CONIE_0	R W	CON_IE[15:8]									
0x060B	ADC0CONIE_1	R W		CON_IE[7:1]								
0x060C	ADC0CONIF_0	R W		CON_IF[15:8]								
0x060D	ADC0CONIF_1	R W			(CON_IF[7:1]]			EOL_IF		
0x060E	ADC0IMDRI_0	R	CSL_IMD	RVL_IMD	0	0	0	0	0	0		
0x060F	ADC0IMDRI_1	R W	0	0			RIDX	_IMD				
0x0610	ADC0EOLRI	R W	CSL_EOL	RVL_EOL	0	0	0	0	0	0		
0x0611	Reserved	R W	0	0	0	0	0	0	0	0		
0x0612	Reserved	R W	0	0	0	0	0	0	0	0		
0x0613	Reserved	R W			Rese	erved			0	0		
0x0614	ADC0CMD_0	R W	CMD	_SEL	0 0 INTFLG_SEL[3:0]							
0x0615	ADC0CMD_1 (not ZVMC256)	R W	VRH_SEL	VRL_SEL	CH_SEL[5:0]							
0x0615	ADC0CMD_1 (ZVMC256)	R W	VRH_S	EL[1:0]	CH_SEL[5:0]							