



#### Details

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Product Status	Active
Core Processor	S12Z
Core Size	16-Bit
Speed	50MHz
Connectivity	CANbus, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	31
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 40V
Data Converters	A/D 9x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP Exposed Pad
Supplier Device Package	64-HLQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s912zvmc12f3mkhr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	2.4.2	Registers	. 147
	2.4.3	Pin I/O Control	. 149
	2.4.4	Pin interrupts and Key-Wakeup (KWU)	. 151
	2.4.5	Over-Current Interrupt	. 152
	2.4.6	High-Voltage Input	. 152
2.5	Initializ	ation and Application Information	. 154
	2.5.1	Port Data and Data Direction Register writes	. 154
	2.5.2	Open Input Detection on HVI	. 154
	2.5.3	Over-Current Protection on EVDD1	. 156

# Chapter 3

## Memory Mapping Control (S12ZMMCV1)

3.1	Introdu	ction	157
	3.1.1	Glossary	158
	3.1.2	Overview	158
	3.1.3	Features	
	3.1.4	Modes of Operation	
	3.1.5	Block Diagram	
3.2	Externa	l Signal Description	
3.3	Memor	y Map and Register Definition	
	3.3.1	Memory Map	
	3.3.2	Register Descriptions	
3.4	Functio	nal Description	165
	3.4.1	Global Memory Map	
	3.4.2	Illegal Accesses	
	3.4.3	Uncorrectable ECC Faults	

## Chapter 4 Interrupt (S12ZINTV0)

4.1	Introduc	ction	
	4.1.1	Glossary	
	4.1.2	Features	
	4.1.3	Modes of Operation	
	4.1.4	Block Diagram	
4.2	Externa	l Signal Description	
4.3	Memory	/ Map and Register Definition	
	4.3.1	Module Memory Map	
	4.3.2	Register Descriptions	
4.4	Function	nal Description	
	4.4.1	S12Z Exception Requests	
	4.4.2	Interrupt Prioritization	
	4.4.3	Priority Decoder	
	4.4.4	Reset Exception Requests	
	4.4.5	Exception Priority	

Pin	Pin		(Priority a	0	Internal Pull Resistor						
#	Name	1st Func.	2nd Func.	3rd Func.	4th Func.	5th Func.	6th Func.	7th Func.	Suppiy	CTRL	Reset State
28	VDDA	VRH0_0	VRH1_0	—	—	—	—		V <sub>DDA</sub>	—	_
29	VSSA	VRL0_ [1:0]	VRL1_ [1:0]	—	—	—	—	—	V <sub>DDA</sub>	—	_
30	PAD9	KWAD9	AN1_4	_	_	_	_	_	V <sub>DDA</sub>	PERAD H/PPS ADH	Off
31	PAD10	KWAD1 0	AN1_5	_	_	_	_	_	V <sub>DDA</sub>	PERAD H/PPS ADH	Off
32	PAD11	KWAD1 1	AN1_6	_	_	_	_	_	V <sub>DDA</sub>	PERAD H/PPS ADH	Off
33	PAD12	KWAD1 2	AN1_7	_	_	_	_	_	V <sub>DDA</sub>	PERAD H/PPS ADH	Off
34	PAD13	KWAD1 3	AN0_5	PTURE	_	_	_		V <sub>DDA</sub>	PERAD H/PPS ADH	Off
35	PAD14	KWAD1 4	AN0_6	PDO	_	_	_	_	V <sub>DDA</sub>	PERAD H/PPS ADH	Off
36	PAD15	KWAD1 5	AN0_7	PDOCL K	_	_	_	_	V <sub>DDA</sub>	PERAD H/PPS ADH	Off
37	BCTLC	—							V <sub>DDC</sub>		_
38	VDDC	—	—	—	—	—	—	—	V <sub>DDC</sub>	—	_
39	CANH0	—	—	—	—	—	—	—	V <sub>DDC</sub>	—	_
40	VSSC	—	—					—	V <sub>DDC</sub>	—	—
41	CANL0	—	—		—			—	V <sub>DDC</sub>	—	—
42	SPLIT0	—	—	—	—	—	—	—	V <sub>DDC</sub>	—	
43	LS0	—	—					—	—	—	_
44	LG0	—	—		—			—	—	—	—
45	VLS0	—		—	—	—	—		_		—
46	VBS0	—				—		_	_	_	—
47	HG0	-	—		_	_	—	-	—	—	_

#### Table 1-9. Pin Summary For 80-Pin Package Option (ZVMC256 Only) (Sheet 3 of 5)



Figure 2-35. Illustration of I/O pin functionality

This section describes the interrupts generated by the PIM and their individual sources. Vector addresses and interrupt priorities are defined at MCU level.

Module Interrupt Sources	Local Enable
XIRQ	None
IRQ	IRQCR[IRQEN]
Port AD pin interrupt	PIEADH[PIEADH7-PIEADH0] PIEADL[PIEADL7-PIEADL0]
Port S pin interrupt	PIES[PIES5-PIES0]
Port P pin interrupt	PIEP[PIEP2-PIEP0]
Port L pin interrupt	PIEL[PIEL0]
PP0 over-current interrupt	PIEP[OCIE1]

Table 2-41. PIM Interrupt Sources

## 2.4.3.1 XIRQ, IRQ Interrupts

The  $\overline{\text{XIRQ}}$  pin allows requesting non-maskable interrupts after reset initialization. During reset, the X bit in the condition code register is set and any interrupts are masked until software enables them.

The  $\overline{IRQ}$  pin allows requesting asynchronous interrupts. The interrupt input is disabled out of reset. To enable the interrupt the IRQCR[IRQEN] bit must be set and the I bit cleared in the condition code register. The interrupt can be configured for level-sensitive or falling-edge-sensitive triggering. If IRQCR[IRQEN] is cleared while an interrupt is pending, the request will deassert.

#### Chapter 6 S12Z Debug (S12ZDBG) Module

Address	Name		Bit 7	6	5	4	3	2	1	Bit 0
0x010C-	Reserved	R	0	0	0	0	0	0	0	0
UXUTUF		vv								
0x0110	DBGACTL	R W	0	NDB	INST	0	RW	RWE	reserved	COMPE
0x0111-	Deserved	R	0	0	0	0	0	0	0	0
0x0114	Reserveu	W								
0x0115	DBGAAH	R W				DBGAA	A[23:16]			
0x0116	DBGAAM	R W				DBGA	A[15:8]			
0x0117	DBGAAL	R W				DBGA	A[7:0]			
0x0118	DBGAD0	R W	Bit 31	30	29	28	27	26	25	Bit 24
0x0119	DBGAD1	R W	Bit 23	22	21	20	19	18	17	Bit 16
0x011A	DBGAD2	R W	Bit 15	14	13	12	11	10	9	Bit 8
0x011B	DBGAD3	R W	Bit 7	6	5	4	3	2	1	Bit 0
0x011C	DBGADM0	R W	Bit 31	30	29	28	27	26	25	Bit 24
0x011D	DBGADM1	R W	Bit 23	22	21	20	19	18	17	Bit 16
0x011E	DBGADM2	R W	Bit 15	14	13	12	11	10	9	Bit 8
0x011F	DBGADM3	R W	Bit 7	6	5	4	3	2	1	Bit 0
0x0120	DBGBCTL	R W	0	0	INST	0	RW	RWE	reserved	COMPE
0x0121-	Reserved	R	0	0	0	0	0	0	0	0
0x0124	Reserved	W								
0x0125	DBGBAH	R W	DBGBA[23:16]							
0x0126	DBGBAM	R W		DBGBA[15:8]						
0x0127	DBGBAL	R W		DBGBA[7:0]						

Figure 6-2. Quick Reference to DBG Registers

MC9S12ZVM Family Reference Manual Rev. 2.11

## 7.2.2.7 ECC Debug Command (ECCDCMD)



1. Read: Anytime

Write: Anytime, in special mode only

#### Figure 7-8. ECC Debug Command (ECCDCMD)

#### Table 7-8. ECCDCMD Field Description

Field	Description
7 ECCDRR	<ul> <li>ECC Disable Read Repair Function— Writing one to this register bit will disable the automatic single bit ECC error repair function during read access; see also chapter 7.3.7, "ECC Debug Behavior".</li> <li>0 Automatic single ECC error repair function is enabled</li> <li>1 Automatic single ECC error repair function is disabled</li> </ul>
1 ECCDW	ECC Debug Write Command — Writing one to this register bit will perform a debug write access, to the system memory. During this access the debug data word (DDATA) and the debug ECC value (DECC) will be written to the system memory address defined by DPTR. If the debug write access is done, this bit is cleared. Writing 0 has no effect. It is not possible to set this bit if the previous debug access is ongoing (ECCDW or ECCDR bit set).
0 ECCDR	ECC Debug Read Command — Writing one to this register bit will perform a debug read access from the system memory address defined by DPTR. If the debug read access is done, this bit is cleared and the raw memory read data are available in register DDATA and the raw ECC value is available in register DECC. Writing 0 has no effect. If the ECCDW and ECCDR bit are set at the same time, then only the ECCDW bit is set and the Debug Write Command is performed. It is not possible to set this bit if the previous debug access is ongoing (ECCDW or ECCDR bit set).

## 7.3 Functional Description

The bus system allows 1, 2, 3 and 4 byte write access to a 4 byte aligned memory address, but the ECC value is generated based on an aligned 2 byte data word. Depending on the access type, the access is separated into different access cycles. Table 7-9 shows the different access types with the expected number of access cycles and the performed internal operations.

Table 7-9.	Memory	access	cycles
------------	--------	--------	--------

Access type	ECC error	access cycle	Internal operation	Memory content	Error indication
2 and 4 byte aligned write access	_	1	write to memory	new data	

 $\label{eq:rescaled} \begin{array}{ll} \mbox{If XOSCLCP is enabled (OSCE=1)} & f_{REF} = \frac{f_{OSC}}{(REFDIV+1)} \end{array}$   $\mbox{If XOSCLCP is disabled (OSCE=0)} & f_{REF} = f_{IRC1M} \end{array}$ 

The REFFRQ[1:0] bits are used to configure the internal PLL filter for optimal stability and lock time. For correct PLL operation the REFFRQ[1:0] bits have to be selected according to the actual REFCLK frequency as shown in Table 8-4.

If IRC1M is selected as REFCLK (OSCE=0) the PLL filter is fixed configured for the 1MHz  $\leq f_{REF} \leq 2MHz$  range. The bits can still be written but will have no effect on the PLL filter configuration.

For OSCE=1, setting the REFFRQ[1:0] bits incorrectly can result in a non functional PLL (no locking and/or insufficient stability).

REFCLK Frequency Ranges (OSCE=1)	REFFRQ[1:0]
1MHz <= f <sub>REF</sub> <= 2MHz	00
2MHz < f <sub>REF</sub> <= 6MHz	01
6MHz < f <sub>REF</sub> <= 12MHz	10
f <sub>REF</sub> >12MHz	11

Table 8-4. Reference Clock Frequency Selection if OSC\_LCP is enabled

Table 8-33. CPMUVDDS Field	Descriptions	(continued)
----------------------------	--------------	-------------

Field	Description
3 SCS2IF	<ul> <li>Short circuit VDDS2 Interrupt Flag — SCS2IF is set to 1 when SCS2 status bit changes. This flag can only be cleared by writing a 1. Writing a 0 has no effect. If enabled (VDDSIE = 1), SCS2IF causes an interrupt request.</li> <li>0 No change in SCS2 bit.</li> <li>1 SCS2 bit has changed.</li> </ul>
2 SCS1IF	<ul> <li>Short circuit VDDS1 Interrupt Flag — SCS1IF is set to 1 when SCS1 status bit changes. This flag can only be cleared by writing a 1. Writing a 0 has no effect. If enabled (VDDSIE = 1), SCS1IF causes an interrupt request.</li> <li>0 No change in SCS1 bit.</li> <li>1 SCS1 bit has changed.</li> </ul>
1 LVS2IF	<ul> <li>Low-Voltage VDDS2 Interrupt Flag — LVS2IF is set to 1 when LVDS2 status bit changes. This flag can only be cleared by writing a 1. Writing a 0 has no effect. If enabled (VDDSIE = 1), LVS2IF causes an interrupt request.</li> <li>0 No change in LVDS2 bit.</li> <li>1 LVDS2 bit has changed.</li> </ul>
0 LVS1IF	<ul> <li>Low-Voltage VDDS1 Interrupt Flag — LVS1IF is set to 1 when LVDS1 status bit changes. This flag can only be cleared by writing a 1. Writing a 0 has no effect. If enabled (VDDSIE = 1), LVS1IF causes an interrupt request.</li> <li>0 No change in LVDS1 bit.</li> <li>1 LVDS1 bit has changed.</li> </ul>

Chapter 9 Analog-to-Digital Converter (ADC12B\_LBA)

## 9.5.2.4 ADC Timing Register (ADCTIM)

Module Base + 0x0003



Figure 9-7. ADC Timing Register (ADCTIM))

Write: These bits are writable if bit ADC\_EN is clear or bit SMOD\_ACC is set

Field	Description
6-0	ADC Clock Prescaler — These 7bits are the binary prescaler value PRS. The ADC conversion clock frequency
PRS[6:0]	is calculated as follows:
	$f_{ATDCLK} = \frac{BUS}{2x(PRS + 1)}$
	Refer to Device Specification for allowed frequency range of f <sub>ATDCLK</sub> .

Read: Anytime

#### Chapter 9 Analog-to-Digital Converter (ADC12B\_LBA)

CMD_SEL[1]	CMD_SEL[0]	Conversion Command Type Description
1	0	End Of List (Automatic wrap to top of CSL and Continue Conversion)
1	1	End Of List (Wrap to top of CSL and: - In "Restart Mode" wait for Restart Event followed by a Trigger - In "Trigger Mode" wait for Trigger or Restart Event)

#### Table 9-21. Conversion Command Type Select

## 11.3.2.13 Output Compare Pin Disconnect Register(OCPD)

Module Base + 0x002C



#### Figure 11-20. Output Compare Pin Disconnect Register (OCPD)

#### Read: Anytime

Write: Anytime

All bits reset to zero.

#### Table 11-15. OCPD Field Description

Note: Writing to unavailable bits has no effect. Reading from unavailable bits return a zero.

Field	Description
3:0	Output Compare Pin Disconnect Bits
OCPD[3:0]	0 Enables the timer channel port. Output Compare action will occur on the channel pin. These bits do not affect the input capture .
	1 Disables the timer channel port. Output Compare action will not occur on the channel pin, but the output compare flag still become set.

## 11.3.2.14 Precision Timer Prescaler Select Register (PTPSR)

Module Base + 0x002E

	7	6	5	4	3	2	1	0
R W	PTPS7	PTPS6	PTPS5	PTPS4	PTPS3	PTPS2	PTPS1	PTPS0
Reset	0	0	0	0	0	0	0	0



Read: Anytime

Write: Anytime

All bits reset to zero.

Setting OCPDx to zero allows the internal register to drive the programmed state to OCx. This allows a glitch free switch over of port from general purpose I/O to timer output once the OCPDx bit is set to zero.

## 11.5 Resets

The reset state of each individual bit is listed within Section 11.3, "Memory Map and Register Definition" which details the registers and their bit fields

## 11.6 Interrupts

This section describes interrupts originated by the TIM16B4CV3 block. Table 11-18 lists the interrupts generated by the TIM16B4CV3 to communicate with the MCU.

Interrupt	Offset	Vector	Priority	Source	Description
C[3:0]F	—		—	Timer Channel 3–0	Active high timer channel interrupts 3–0
TOF	_		_	Timer Overflow	Timer Overflow interrupt

 Table 11-18. TIM16B4CV3 Interrupts

The TIM16B4CV3 could use up to 5 interrupt vectors. The interrupt vector offsets and interrupt numbers are chip dependent.

## 11.6.1 Channel [3:0] Interrupt (C[3:0]F)

This active high outputs will be asserted by the module to request a timer channel 7 - 0 interrupt. The TIM block only generates the interrupt and does not service it. Only bits related to implemented channels are valid.

## 11.6.2 Timer Overflow Interrupt (TOF)

This active high output will be asserted by the module to request a timer overflow interrupt. The TIM block only generates the interrupt and does not service it.

## 15.4 Functional Description

## 15.4.1 Block Diagram

A block diagram of the PMF is shown in Figure 15-1. The MTG bit allows the use of multiple PWM generators (A, B, and C) or just a single generator (A). PWM0 and PWM1 constitute Pair A, PWM2 and PWM3 constitute Pair B, and PWM4 and PWM5 constitute Pair C.

Figure 15-41 depicts Pair A signal paths of PWM0 and PWM1. Pairs B and C have the same structure.





#### NOTE

It is possible to have both channels of a complementary pair to be high. For example, if the TOPNEGA (negative polarity for PWM0), BOTNEGA (negative polarity for PWM1), MSK0 and MSK1 bits are set, both the PWM complementary outputs of generator A will be high. See Section 15.3.2.2, "PMF Configure 1 Register (PMFCFG1)" for the description of TOPNEG and BOTNEG bits, and Section 15.3.2.3, "PMF Configure 2 Register (PMFCFG2)" for the description of the MSK0 and MSK1 bits.

#### MC9S12ZVM Family Reference Manual Rev. 2.11

## 16.5.3.1 Description of Interrupt Operation

The SCI only originates interrupt requests. The following is a description of how the SCI makes a request and how the MCU should acknowledge that request. The interrupt vector offset and interrupt number are chip dependent. The SCI only has a single interrupt line (SCI Interrupt Signal, active high operation) and all the following interrupts, when generated, are ORed together and issued through that port.

## 16.5.3.1.1 TDRE Description

The TDRE interrupt is set high by the SCI when the transmit shift register receives a byte from the SCI data register. A TDRE interrupt indicates that the transmit data register (SCIDRH/L) is empty and that a new byte can be written to the SCIDRH/L for transmission.Clear TDRE by reading SCI status register 1 with TDRE set and then writing to SCI data register low (SCIDRL).

## 16.5.3.1.2 TC Description

The TC interrupt is set by the SCI when a transmission has been completed. Transmission is completed when all bits including the stop bit (if transmitted) have been shifted out and no data is queued to be transmitted. No stop bit is transmitted when sending a break character and the TC flag is set (providing there is no more data queued for transmission) when the break character has been shifted out. A TC interrupt indicates that there is no transmission in progress. TC is set high when the TDRE flag is set and no data, preamble, or break character is being transmitted. When TC is set, the TXD pin becomes idle (logic 1). Clear TC by reading SCI status register 1 (SCISR1) with TC set and then writing to SCI data register low (SCIDRL).TC is cleared automatically when data, preamble, or break is queued and ready to be sent.

## 16.5.3.1.3 RDRF Description

The RDRF interrupt is set when the data in the receive shift register transfers to the SCI data register. A RDRF interrupt indicates that the received data has been transferred to the SCI data register and that the byte can now be read by the MCU. The RDRF interrupt is cleared by reading the SCI status register one (SCISR1) and then reading SCI data register low (SCIDRL).

## 16.5.3.1.4 OR Description

The OR interrupt is set when software fails to read the SCI data register before the receive shift register receives the next frame. The newly acquired data in the shift register will be lost in this case, but the data already in the SCI data registers is not affected. The OR interrupt is cleared by reading the SCI status register one (SCISR1) and then reading SCI data register low (SCIDRL).

## 16.5.3.1.5 IDLE Description

The IDLE interrupt is set when 10 consecutive logic 1s (if M = 0) or 11 consecutive logic 1s (if M = 1) appear on the receiver input. Once the IDLE is cleared, a valid frame must again set the RDRF flag before an idle condition can set the IDLE flag. Clear IDLE by reading SCI status register 1 (SCISR1) with IDLE set and then reading SCI data register low (SCIDRL).

#### NOTE

Care must be taken when expecting data from a master while the slave is in wait or stop mode. Even though the shift register will continue to operate, the rest of the SPI is shut down (i.e., a SPIF interrupt will **not** be generated until exiting stop or wait mode). Also, the byte from the shift register will not be copied into the SPIDR register until after the slave SPI has exited wait or stop mode. In slave mode, a received byte pending in the receive shift register will be lost when entering wait or stop mode. An SPIF flag and SPIDR copy is generated only if wait mode is entered or exited during a tranmission. If the slave enters wait mode in idle mode and exits wait mode in idle mode, neither a SPIF nor a SPIDR copy will occur.

#### 17.4.7.3 SPI in Stop Mode

Stop mode is dependent on the system. The SPI enters stop mode when the module clock is disabled (held high or low). If the SPI is in master mode and exchanging data when the CPU enters stop mode, the transmission is frozen until the CPU exits stop mode. After stop, data to and from the external SPI is exchanged correctly. In slave mode, the SPI will stay synchronized with the master.

The stop mode is not dependent on the SPISWAI bit.

#### 17.4.7.4 Reset

The reset values of registers and signals are described in Section 17.3, "Memory Map and Register Definition", which details the registers and their bit fields.

- If a data transmission occurs in slave mode after reset without a write to SPIDR, it will transmit garbage, or the data last received from the master before the reset.
- Reading from the SPIDR after reset will always read zeros.

#### 17.4.7.5 Interrupts

The SPI only originates interrupt requests when SPI is enabled (SPE bit in SPICR1 set). The following is a description of how the SPI makes a request and how the MCU should acknowledge that request. The interrupt vector offset and interrupt priority are chip dependent.

The interrupt flags MODF, SPIF, and SPTEF are logically ORed to generate an interrupt request.

#### 17.4.7.5.1 MODF

MODF occurs when the master detects an error on the  $\overline{SS}$  pin. The master SPI must be configured for the MODF feature (see Table 17-3). After MODF is set, the current transfer is aborted and the following bit is changed:

• MSTR = 0, The master bit in SPICR1 resets.

The MODF interrupt is reflected in the status register MODF flag. Clearing the flag will also clear the interrupt. This interrupt will stay active while the MODF flag is set. MODF has an automatic clearing process which is described in Section 17.3.2.4, "SPI Status Register (SPISR)".

## 18.3.2.16 GDU Overcurrent Register 1 (GDUOC1)





1. Read: Anytime

Write: Only if GWP=0

Table 18-20. GDUOC1 Register Field Descriptions
---

Field	Description
7 GOCA1	GDU Overcurrent Action — This bit cannot be modified after GWP bit is set. This bit controls the action in case of an overcurrent event or overvoltage event. See Table 18-24 and Table 18-23
6 GOCE1	<ul> <li>GDU Overcurrent Enable — This bit cannot be modified after GWP bit is set.</li> <li>0 Overcurrent Comparator 1 is disabled</li> <li>1 Overcurrent Comparator 1 is enabled</li> </ul>
	GDUV4 (includes GOCT1 bits 3:0)
3:0 GOCT1[3:0]	GDU Overcurrent Comparator Threshold — These bits cannot be modified after GWP bit is set. The overcurrent comparator threshold voltage is the output of a 6-bit digital-to-analog converter. The upper two bits of the digital inputs are tied to one. The other bits of the digital inputs are driven by GOCT1. The overcurrent comparator threshold voltage can be calculated from equation below.
	$Voct1 = (48 + GOCT1) \cdot \frac{10000}{64}$
	GDUV5 and V6 (includes GOCT1 bits 4:0)
4:0 GOCT1[4:0]	GDU Overcurrent Comparator Threshold — These bits cannot be modified after GWP bit is set. The overcurrent comparator threshold voltage is the output of a 6-bit digital-to-analog converter. The upper bit of the digital inputs is tied to one. The other bits of the digital inputs are driven by GOCT1. The overcurrent comparator threshold voltage can be calculated from equation below.
	$Voct1 = (32 + GOCT1) \cdot \frac{VDDA}{64}$

#### Chapter 20 Flash Module (S12ZFTMRZ)

Address & Name		7	6	5	4	3	2	1	0
0x0011 FCCOB2LO	R W	CCOB7	CCOB6	CCOB5	CCOB4	CCOB3	CCOB2	CCOB1	CCOB0
0x0012 FCCOB3HI	R W	CCOB15	CCOB14	CCOB13	CCOB12	CCOB11	CCOB10	CCOB9	CCOB8
0x0013 FCCOB3LO	R W	CCOB7	CCOB6	CCOB5	CCOB4	CCOB3	CCOB2	CCOB1	CCOB0
0x0014 FCCOB4HI	R W	CCOB15	CCOB14	CCOB13	CCOB12	CCOB11	CCOB10	CCOB9	CCOB8
0x0015 FCCOB4LO	R W	CCOB7	CCOB6	CCOB5	CCOB4	CCOB3	CCOB2	CCOB1	CCOB0
0x0016 FCCOB5HI	R W	CCOB15	CCOB14	CCOB13	CCOB12	CCOB11	CCOB10	CCOB9	CCOB8
0x0017 FCCOB5LO	R W	CCOB7	CCOB6	CCOB5	CCOB4	CCOB3	CCOB2	CCOB1	CCOB0
			= Unimp	lemented or F	Reserved				

#### Figure 20-4. FTMRZ128K512 Register Summary (continued)

1. Number of implemented DPS bits depends on EEPROM memory size.

## 20.3.2.1 Flash Clock Divider Register (FCLKDIV)

The FCLKDIV register is used to control timed events in program and erase algorithms.



All bits in the FCLKDIV register are readable, bit 7 is not writable, bit 6 is write-once-hi and controls the writability of the FDIV field in normal mode. In special mode, bits 6-0 are writable any number of times but bit 7 remains unwritable.

(protection enabled). If the DPOPEN bit is set, the state of the DPS bits is irrelevant. All DPOPEN/DPS bit registers are writable without restriction in Special Single Chip Mode.

During the reset sequence, fields DPOPEN and DPS of the DFPROT register are loaded with the contents of the EEPROM protection byte in the Flash configuration field at global address 0xFF\_FE0D located in P-Flash memory (see Table 20-4) as indicated by reset condition F in Table 20-25. To change the EEPROM protection that will be loaded during the reset sequence, the P-Flash sector containing the EEPROM protection byte must be unprotected, then the EEPROM protection byte must be programmed. If a double bit fault is detected while reading the P-Flash phrase containing the EEPROM protection byte must be to leave the EEPROM protection byte must be programmed. If a double bit fault is detected while reading the P-Flash phrase containing the EEPROM protection byte must be memory fully protected.

Trying to alter data in any protected area in the EEPROM memory will result in a protection violation error and the FPVIOL bit will be set in the FSTAT register. Block erase of the EEPROM memory is not possible if any of the EEPROM sectors are protected.

Field	Description
7 DPOPEN	<ul> <li>EEPROM Protection Control</li> <li>Enables EEPROM memory protection from program and erase with protected address range defined by DPS bits</li> <li>Disables EEPROM memory protection from program and erase</li> </ul>
6–0 DPS[6:0]	<b>EEPROM Protection Size</b> — The DPS bits determine the size of the protected area in the EEPROM memory as shown inTable 20-25.

#### Table 20-24. DFPROT Field Descriptions

		_				
DPS[6:0]	Global Address Range	Protected Size				
0000000	0x10_0000 – 0x10_001F	32 bytes				
0000001	0x10_0000 – 0x10_003F	64 bytes				
0000010	0x10_0000 – 0x10_005F	96 bytes				
0000011	0x10_0000 – 0x10_007F	128 bytes				
0000100	0x10_0000 – 0x10_009F	160 bytes				
The Protection Size goes on enlarging in step of 32 bytes, for each DPS value increment						
0001111	0x10_0000 – 0x10_01FF	512 bytes				
0011111	0x10_0000 – 0x10_03FF	1K byte				
0111111	0x10_0000 – 0x10_07FF	2K bytes				
1111111	4K bytes					

#### Table 20-25. EEPROM Protection Address Range

## 20.4.7.17 Protection Override Command

The Protection Override command allows the user to temporarily override the protection limits, either decreasing, increasing or disabling protection limits, on P-Flash and/or EEPROM, if the comparison key provided as a parameter loaded on FCCOB matches the value of the key previously programmed on the Flash Configuration Field (see Table 20-4). The value of the Protection Override Comparison Key must not be 16'hFFFF, that is considered invalid and if used as argument will cause the Protection Override feature to be disabled. Any valid key value that does not match the value programmed in the Flash Configuration Field will cause the Protection Override feature to be disabled. Current status of the Protection Override feature can be observed on FPSTAT FPOVRD bit (see Section 20.3.2.4, "Flash Protection Status Register (FPSTAT)).

Register	FCCOB Parameters				
FCCOB0	0x13	Protection Update Selection [1:0] See Table 20-69			
FCCOB1	Comparison Key				
FCCOB2	reserved	New FPROT value			
FCCOB3	reserved	New DFPROT value			

Table 20-68. Protection Override Command FCCOB Requirements

#### Table 20-69. Protection Override selection description

Protection Update Selection code [1:0]	Protection register selection			
bit 0	Update P-Flash protection 0 - keep unchanged (do not update) 1 - update P-Flash protection with new FPROT value loaded on FCCOB			
bit 1	Update EEPROM protection 0 - keep unchanged (do not update) 1 - update EEPROM protection with new DFPROT value loaded on FCCOB			

If the comparison key successfully matches the key programmed in the Flash Configuration Field the Protection Override command will preserve the current values of registers FPROT and DFPROT stored in an internal area and will override these registers as selected by the Protection Update Selection field with the value(s) loaded on FCCOB parameters. The new values loaded into FPROT and/or DFPROT can reconfigure protection without any restriction (by increasing, decreasing or disabling protection limits). If the command executes successfully the FPSTAT FPOVRD bit will set.

If the comparison key does not match the key programmed in the Flash Configuration Field, or if the key loaded on FCCOB is 16'hFFFF, the value of registers FPROT and DFPROT will be restored to their original contents before executing the Protection Override command and the FPSTAT FPOVRD bit will be cleared. If the contents of the Protection Override Comparison Key in the Flash Configuration Field is left in the erased state (i.e. 16'hFFFF) the Protection Override feature is permanently disabled. If the command execution is flagged as an error (ACCERR being set for incorrect command launch) the values of FPROT and DFPROT will not be modified.



Figure 22-21. PWM 16-Bit Mode

Once concatenated mode is enabled (CONxx bits set in PWMCTL register), enabling/disabling the corresponding 16-bit PWM channel is controlled by the low order PWMEx bit. In this case, the high order bytes PWMEx bits have no effect and their corresponding PWM output is disabled.

Derivatives ZVML31, ZVM32, ZVM16									
Num	Command	f <sub>NVMOP</sub> cycle	f <sub>NVMBUS</sub> cycle	Symbol	Min <sup>(1)</sup>	Тур <sup>(2)</sup>	Max <sup>(3)</sup>	Worst (4)	Unit
1	Bus frequency	—	1	f <sub>NVMBUS</sub>	1	50	50	50	MHz
2	NVM Operating frequency	1	—	f <sub>NVMOP</sub>	0.8	1.0	1.05	1.05	MHz
3	Erase Verify All Blocks	0	8992	t <sub>RD1ALL</sub>	0.18	0.18	0.36	17.98	ms
4	Erase Verify Block (Pflash)	0	8750	t <sub>RD1BLK_P</sub>	0.18	0.18	0.35	17.50	ms
5	Erase Verify Block (EEPROM)	0	631	t <sub>RD1BLK_D</sub>	0.01	0.01	0.03	1.26	ms
6	Erase Verify P-Flash Section	0	511	t <sub>RD1SEC</sub>	0.01	0.01	0.02	1.02	ms
7	Read Once	0	481	t <sub>RDONCE</sub>	9.62	9.62	9.62	481.00	us
8	Program P-Flash (4 Word)	164	3136	t <sub>PGM_4</sub>	0.22	0.23	0.41	12.75	ms
9	Program Once	164	3107	t <sub>PGMONCE</sub>	0.22	0.23	0.23	3.31	ms
10	Erase All Blocks	100066	9455	t <sub>ERSALL</sub>	95.49	100.26	100.44	143.99	ms
11	Erase Flash Block (Pflash)	100060	9119	t <sub>ERSBLK_P</sub>	95.48	100.24	100.42	143.31	ms
12	Erase Flash Block (EEPROM)	100060	970	t <sub>ERSBLK_D</sub>	95.31	100.08	100.10	127.02	ms
13	Erase P-Flash Sector	20015	927	t <sub>ERSPG</sub>	19.08	20.03	20.05	26.87	ms
14	Unsecure Flash	100066	9533	t <sub>UNSECU</sub>	95.49	100.26	100.45	144.15	ms
15	Verify Backdoor Access Key	0	493	t <sub>VFYKEY</sub>	9.86	9.86	9.86	493.00	us
16	Set User Margin Level	0	439	t <sub>MLOADU</sub>	8.78	8.78	8.78	439.00	us
17	Set Factory Margin Level	0	448	t <sub>MLOADF</sub>	8.96	8.96	8.96	448.00	us
18	Erase Verify EEPROM Sector	0	583	t <sub>DRD1SEC</sub>	0.01	0.01	0.02	1.17	ms
19	Program EEPROM (1 Word)	68	1678	t <sub>DPGM_1</sub>	0.10	0.10	0.20	6.80	ms
20	Program EEPROM (2 Word)	136	2702	t <sub>DPGM_2</sub>	0.18	0.19	0.35	10.98	ms
21	Program EEPROM (3 Word)	204	3726	t <sub>DPGM_3</sub>	0.27	0.28	0.50	15.16	ms
22	Program EEPROM (4 Word)	272	4750	t <sub>DPGM_4</sub>	0.35	0.37	0.65	19.34	ms
23	Erase EEPROM Sector	5015	817	t <sub>DERSPG</sub>	4.79	5.03	20.34	38.96	ms
24	Protection Override	0	475	t <sub>PRTOVRD</sub>	9.50	9.50	9.50	475.00	us

Table F-3. FTMRZ32K128 NVM Timing Cl	characteristics (Junction	<b>Temperature From -</b>	-40°C To +150°C)
--------------------------------------	---------------------------	---------------------------	------------------

1. Minimum times are based on maximum  $f_{\text{NVMOP}}$  and maximum  $f_{\text{NVMBUS}}$ 

2. Typical times are based on typical  $f_{NVMOP}$  and typical  $f_{NVMBUS}$ 

3. Maximum times are based on typical  $f_{\mbox{NVMOP}}$  and typical  $f_{\mbox{NVMBUS}}$  plus aging

4. Worst times are based on minimum  $f_{\mbox{NVMOP}}$  and minimum  $f_{\mbox{NVMBUS}}$  plus aging