# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	S12Z
Core Size	16-Bit
Speed	50MHz
Connectivity	LINbus, SCI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	31
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 40V
Data Converters	A/D 4x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP Exposed Pad
Supplier Device Package	48-LQFP-EP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s912zvml31f1vkf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Chapter 1 Device Overview MC9S12ZVM-Family

LQ	FP Opt	ion		(Priority	Function (Priority and device dependencies specified in PIM chapter)				Function (Priority and device dependencies specified in PIM chapter)		Power	Internal Pull Resistor	
64 M/ ML	64 MC	48	Pin	1st Func.	2nd Func.	3rd Func.	4th Func.	5th Func.	Supply	CTRL	Reset State		
36	36	26	HG0	_	—	_	_	—	—	—	_		
37	37	27	HS0	—	—	_	_	—	—	—	_		
38	38	28	HS2	—	—	—	—	—	—	—	_		
39	39	29	HG2	—	—	—	—	—	—	—	_		
40	40	30	VBS2	—	—	_	_	—	—	—	_		
41	41	31	VLS2	_	—	_	_	—	—	—	_		
42	42	32	LG2	_	—	_	_	—	—	—	_		
43	43	33	LS2	_	—	_	_	—	—	—	_		
44	44	34	LS1	—	—	_	_	—	—	—	_		
45	45	35	LG1	_	—	_	_	—	—	—	_		
46	46	_	VLS1	—	—	_	_	—	—	—	_		
47	47	36	VBS1	—	—	_	_	—	—	—	_		
48	48	37	HG1	_	—	_	_	—	—	—	_		
49	49	38	HS1	_	—	_	_	—	—	—	_		
50	50	39	PT0	IOC0_0	PWM1_3	MISO0	RXD0	_	V <sub>DDX</sub>	PERT/ PPST	Off		
51	51	-	PT1	IOC0_1	PWM1_4	MOSI0	TXD0	LP0DR1/ PTURE	V <sub>DDX</sub>	PERT/ PPST	Off		
52	52		PT2	IOC0_2	PWM1_5	SCK0	_	—	V <sub>DDX</sub>	PERT/ PPST	Off		
53	53		PT3	IOC0_3	SS0	_	_	—	V <sub>DDX</sub>	PERT/ PPST	Off		
54	54	40	RESET	_	_	_	_	_	V <sub>DDX</sub>	TEST pin	Up		
55	55	41	PE1	XTAL	—	—	—	—	V <sub>DDX</sub>	PERE/ PPSE	Down		
56	56	42	PE0	EXTAL	—	—	—	—	V <sub>DDX</sub>	PERE/ PPSE	Down		
57	57	43	VSS1		_	_	_	_	_	—	_		
58	58	44	VDDF		_	_	_	_	V <sub>DDF</sub>	_			

Table 1-8. Pin Summary For 64-Pin and 48-Pin Package Options (Sheet 3 of 4)

# 5.4.5.2.1 FILL\_MEM and DUMP\_MEM Increments and Alignment

FILL\_MEM and DUMP\_MEM increment the previously accessed address by the previous access size to calculate the address of the current access. On misaligned longword accesses, the address bits [1:0] are forced to zero, therefore the following FILL\_MEM or DUMP\_MEM increment to the first address in the next 4-byte field. This is shown in Table 5-11, the address of the first DUMP\_MEM.32 following READ\_MEM.32 being calculated from 0x004000+4.

When misaligned word accesses are realigned, then the original address (not the realigned address) is incremented for the following FILL\_MEM, DUMP\_MEM command.

Misaligned word accesses can cause the same locations to be read twice as shown in rows 6 and 7. The hardware ensures alignment at an attempted misaligned word access across a 4-byte boundary, as shown in row 7. The following word access in row 8 continues from the realigned address of row 7.

Row	Command	Address	Address[1:0]	00	01	10	11
1	READ_MEM.32	0x004003	11	Accessed	Accessed	Accessed	Accessed
2	DUMP_MEM.32	0x004004	00	Accessed	Accessed	Accessed	Accessed
3	DUMP_MEM.16	0x004008	00	Accessed	Accessed		
4	DUMP_MEM.16	0x00400A	10			Accessed	Accessed
5	DUMP_MEM.08	0x00400C	00	Accessed			
6	DUMP_MEM.16	0x00400D	01		Accessed	Accessed	
7	DUMP_MEM.16	0x00400E	10			Accessed	Accessed
8	DUMP_MEM.16	0x004010	01	Accessed	Accessed		

Table 5-11. Consecutive Accesses With Variable Size

### 5.4.5.2.2 READ\_SAME Effects Of Variable Access Size

READ\_SAME uses the unadjusted address given in the previous READ\_MEM command as a base address for subsequent READ\_SAME commands. When the READ\_MEM and READ\_SAME size parameters differ then READ\_SAME uses the original base address buts aligns 32-bit and 16-bit accesses, where those accesses would otherwise cross the aligned 4-byte boundary. Table 5-12 shows some examples of this.

Table 5-12. Consecutive READ_SAME Accesses With Variable Size
---

Row	Command	Base Address	00	01	10	11
1	READ_MEM.32	0x004003	Accessed	Accessed	Accessed	Accessed
2	READ_SAME.32	—	Accessed	Accessed	Accessed	Accessed
3	READ_SAME.16	—			Accessed	Accessed
4	READ_SAME.08	—				Accessed
5	READ_MEM.08	0x004000	Accessed			
6	READ_SAME.08	—	Accessed			
7	READ_SAME.16	—	Accessed	Accessed		
8	READ_SAME.32		Accessed	Accessed	Accessed	Accessed
9	READ_MEM.08	0x004002			Accessed	

When using the AB comparator pair for a range comparison, the data bus can be used for qualification by using the comparator A data and data mask registers. Similarly when using the CD comparator pair for a range comparison, the data bus can be used for qualification by using the comparator C data and data mask registers. The DBGACTL/DBGCCTL RW and RWE bits can be used to qualify the range comparison on either a read or a write access. The corresponding DBGBCTL/DBGDCTL bits are ignored. The DBGACTL/DBGCCTL COMPE/INST bits are used for range comparisons. The DBGBCTL/DBGDCTL COMPE/INST bits are used for range comparisons. The DBGBCTL/DBGDCTL COMPE/INST bits are ignored in range modes.

#### 6.4.2.4.1 Inside Range (CompAC\_Addr $\leq$ address $\leq$ CompBD\_Addr)

In the Inside Range comparator mode, either comparator pair A and B or comparator pair C and D can be configured for range comparisons by the control register (DBGC2). The match condition requires a simultaneous valid match for both comparators. A match condition on only one comparator is not valid.

#### 6.4.2.4.2 Outside Range (address < CompAC\_Addr or address > CompBD\_Addr)

In the Outside Range comparator mode, either comparator pair A and B or comparator pair C and D can be configured for range comparisons. A single match condition on either of the comparators is recognized as valid. Outside range mode in combination with opcode address matches can be used to detect if opcodes are from an unexpected range.

#### NOTE

When configured for data access matches, an outside range match would typically occur at any interrupt vector fetch or register access. This can be avoided by setting the upper or lower range limit to \$FFFFFF or \$000000 respectively. Interrupt vector fetches do not cause opcode address matches.

### 6.4.3 Events

Events are used as qualifiers for a state sequencer change of state. The state control register for the current state determines the next state for each event. An event can immediately initiate a transition to the next state sequencer state whereby the corresponding flag in DBGSR is set.

#### 6.4.3.1 Comparator Match Events

#### 6.4.3.1.1 Opcode Address Comparator Match

The comparator is loaded with the address of the selected instruction and the comparator control register INST bit is set. When the opcode reaches the execution stage of the instruction queue a match occurs just before the instruction executes, allowing a breakpoint immediately before the instruction boundary. The comparator address register must contain the address of the first opcode byte for the match to occur. Opcode address matches are data independent thus the RWE and RW bits are ignored. CPU compares are disabled when BDM becomes active.

- When a reset occurs the debugger pulls BKGD low until the reset ends, forcing SSC mode entry.
- Then the debugger reads the reset flags to determine the cause of reset.
- If required, the debugger can read the trace buffer to see what happened just before reset. Since the trace buffer and DBGCNT register are not affected by resets other than POR.
- The debugger configures and arms the DBG to start tracing on returning to application code.
- The debugger then sets the PC according to the reset flags.
- Then the debugger returns to user code with GO or STEP1.

# 6.5.3 Breakpoints from other S12Z sources

The DBG is neither affected by CPU BGND instructions, nor by BDC BACKGROUND commands.

# 6.5.4 Code Profiling

The code profiling data output pin PDO is mapped to a device pin that can also be used as GPIO in an application. If profiling is required and all pins are required in the application, it is recommended to use the device pin for a simple output function in the application, without feedback to the chip. In this way the application can still be profiled, since the pin has no effect on code flow.

The PDO provides a simple bit stream that must be strobed at both edges of the profiling clock when profiling. The external development tool activates profiling by setting the DBG ARM bit, with PROFILE and PDOE already set. Thereafter the first bit of the profiling bit stream is valid at the first rising edge of the profiling clock. No start bit is provided. The external development tool must detect this first rising edge after arming the DBG. To detect the end of profiling, the DBG ARM bit can be monitored using the BDC.

#### 8.1.1 Differences between S12CPMU\_UHV\_V10 and S12CPMU\_UHV\_V6

- The following device pins exist only in V10: VDDS1, VDDS2, BCTLS1, BCTLS2, SNPS1, SNPS2,
- The feature of switching VDDS1/2 to VRH1/2 (which connects to ADC) exists only in V10
- The following register and bits exist only in V10: CPMUVREGCTL register: Bits VRH2EN, VRH1EN, EXTS1ON, EXTS2ON CPMULVCTL register: Bit VDDSIE CPMUVDDS register
- The VDDS Integrity Interrupt only exists in V10





Figure 8-34. Influence of TCTRIM[4:0] on the Temperature Coefficient

#### NOTE

The frequency is not necessarily linear with the temperature (in most cases it will not be). The above diagram is meant only to give the direction (positive or negative) of the variation of the TC, relative to the nominal TC.

Setting TCTRIM[4:0] at 0x00000 or 0x10000 does not mean that the temperature coefficient will be zero. These two combinations basically switch off the TC compensation module, which results in the nominal TC of the IRC1M.

Chapter 9 Analog-to-Digital Converter (ADC12B\_LBA)

# 9.5.2 Register Descriptions

This section describes in address order all the ADC12B\_LBA registers and their individual bits.

#### 9.5.2.1 ADC Control Register 0 (ADCCTL\_0)

Module Base + 0x0000



Figure 9-4. ADC Control Register 0 (ADCCTL\_0)

Read: Anytime

Write:

- Bits ADC\_EN, ADC\_SR, FRZ\_MOD and SWAI writable anytime
- Bits MOD\_CFG, STR\_SEQA and ACC\_CFG[1:0] writable if bit ADC\_EN clear or bit SMOD\_ACC set

Field	Description
15 ADC_EN	<ul> <li>ADC Enable Bit — This bit enables the ADC (e.g. sample buffer amplifier etc.) and controls accessibility of ADC register bits. When this bit gets cleared any ongoing conversion sequence will be aborted and pending results or the result of current conversion gets discarded (not stored). The ADC cannot be re-enabled before any pending action or action in process is finished or aborted, which could take up to a maximum latency time of t<sub>DISABLE</sub> (see device reference manual for more details).</li> <li>Because internal components of the ADC are turned on/off with this bit, the ADC requires a recovery time period (t<sub>REC</sub>) after ADC is enabled until the first conversion can be launched via a trigger.</li> <li>ADC disabled.</li> <li>ADC enabled.</li> </ul>
14 ADC_SR	ADC Soft-Reset — This bit causes an ADC Soft-Reset if set after a severe error occurred (see list of severe errors in Section 9.5.2.9, "ADC Error Interrupt Flag Register (ADCEIF) that causes the ADC to cease operation). It clears all overrun flags and error flags and forces the ADC state machine to its idle state. It also clears the Command Index Register, the Result Index Register, and the CSL_SEL and RVL_SEL bits (to be ready for a new control sequence to load new command and start execution again from top of selected CSL). A severe error occurs if an error flag is set which cause the ADC to cease operation. In order to make the ADC operational again an ADC Soft-Reset must be issued. Once this bit is set it can not be cleared by writing any value. It is cleared only by ADC hardware after the Soft-Reset has been executed. 0 No ADC Soft-Reset.
13 FRZ_MOD	<ul> <li>Freeze Mode Configuration — This bit influences conversion flow during Freeze Mode.</li> <li>0 ADC continues conversion in Freeze Mode.</li> <li>1 ADC freezes the conversion at next conversion boundary at Freeze Mode entry.</li> </ul>
12 SWAI	<ul> <li>Wait Mode Configuration — This bit influences conversion flow during Wait Mode.</li> <li>ADC continues conversion in Wait Mode.</li> <li>ADC halts the conversion at next conversion boundary at Wait Mode entry.</li> </ul>

#### Table 9-3. ADCCTL\_0 Field Descriptions

#### MC9S12ZVM Family Reference Manual Rev. 2.11

#### Table 11-2. TIOS Field Descriptions

Note: Writing to unavailable bits has no effect. Reading from unavailable bits return a zero.

Field	Description	
3:0 IOS[3:0]	<ul><li>Input Capture or Output Compare Channel Configuration</li><li>0 The corresponding implemented channel acts as an input capture.</li><li>1 The corresponding implemented channel acts as an output compare.</li></ul>	

### 11.3.2.2 Timer Compare Force Register (CFORC)

Module Base + 0x0001



Read: Anytime but will always return 0x0000 (1 state is transient)

Write: Anytime

#### Table 11-3. CFORC Field Descriptions

Note: Writing to unavailable bits has no effect. Reading from unavailable bits return a zero.

Field	Description
3:0 FOC[3:0]	<b>Note:</b> Force Output Compare Action for Channel 3:0 — A write to this register with the corresponding data bit(s) set causes the action which is programmed for output compare "x" to occur immediately. The action taken is the same as if a successful comparison had just taken place with the TCx register except the interrupt flag does not get set. If forced output compare on any channel occurs at the same time as the successful output compare then forced output compare action will take precedence and interrupt flag won't get set.

### 11.3.2.3 Timer Count Register (TCNT)

Module Base + 0x0004



Figure 11-6. Timer Count Register High (TCNTH)

Field	Description
5 TSFRZ	<ul> <li>Timer Stops While in Freeze Mode</li> <li>Allows the timer counter to continue running while in freeze mode.</li> <li>Disables the timer counter whenever the MCU is in freeze mode. This is useful for emulation.</li> <li>TSFRZ does not stop the pulse accumulator.</li> </ul>
4 TFFCA	<ul> <li>Timer Fast Flag Clear All</li> <li>Allows the timer flag clearing to function normally.</li> <li>For TFLG1(0x000E), a read from an input capture or a write to the output compare channel (0x0010–0x001F) causes the corresponding channel flag, CnF, to be cleared. For TFLG2 (0x000F), any access to the TCNT register (0x0004, 0x0005) clears the TOF flag. This has the advantage of eliminating software overhead in a separate clear sequence. Extra care is required to avoid accidental flag clearing due to unintended accesses.</li> </ul>
3 PRNT	<ul> <li>Precision Timer</li> <li>0 Enables legacy timer. PR0, PR1, and PR2 bits of the TSCR2 register are used for timer counter prescaler selection.</li> <li>1 Enables precision timer. All bits of the PTPSR register are used for Precision Timer Prescaler Selection, and all bits.</li> <li>This bit is writable only once out of reset.</li> </ul>

# 12.3.2.5 Timer Toggle On Overflow Register 1 (TTOV)

Module Base + 0x0007



Figure 12-9. Timer Toggle On Overflow Register 1 (TTOV)

#### Read: Anytime

Write: Anytime

#### Table 12-5. TTOV Field Descriptions

Note: Writing to unavailable bits has no effect. Reading from unavailable bits return a zero.

Field	Description
1:0 TOV[1:0]	<ul> <li>Toggle On Overflow Bits — TOVx toggles output compare pin on overflow. This feature only takes effect when in output compare mode. When set, it takes precedence over forced output compare</li> <li>0 Toggle output compare pin on overflow feature disabled.</li> <li>1 Toggle output compare pin on overflow feature enabled.</li> </ul>

Table 13-10. CANRFLG Registe	<sup>•</sup> Field Descriptions (continued)
------------------------------	---

Field	Description
5-4 RSTAT[1:0]	Receiver Status Bits — The values of the error counters control the actual CAN bus status of the MSCAN. Assoon as the status change interrupt flag (CSCIF) is set, these bits indicate the appropriate receiver related CANbus status of the MSCAN. The coding for the bits RSTAT1, RSTAT0 is:00 RxOK: $0 \le$ receive error counter < 96
3-2 TSTAT[1:0]	Transmitter Status Bits — The values of the error counters control the actual CAN bus status of the MSCAN.As soon as the status change interrupt flag (CSCIF) is set, these bits indicate the appropriate transmitter relatedCAN bus status of the MSCAN. The coding for the bits TSTAT1, TSTAT0 is:00 TxOK: $0 \le$ transmit error counter < 96
1 OVRIF	Overrun Interrupt Flag — This flag is set when a data overrun condition occurs. If not masked, an error interruptis pending while this flag is set.0No data overrun condition1A data overrun detected
0 RXF <sup>(2)</sup>	Receive Buffer Full Flag — RXF is set by the MSCAN when a new message is shifted in the receiver FIFO.This flag indicates whether the shifted buffer is loaded with a correctly received message (matching identifier, matching cyclic redundancy code (CRC) and no other errors detected). After the CPU has read that message from the RxFG buffer in the receiver FIFO, the RXF flag must be cleared to release the buffer. A set RXF flag prohibits the shifting of the next FIFO entry into the foreground buffer (RxFG). If not masked, a receive interrupt is pending while this flag is set.0No new message available within the RxFG1The receiver FIFO is not empty. A new message is available in the RxFG

1. Redundant Information for the most critical CAN bus status which is "bus-off". This only occurs if the Tx error counter exceeds a number of 255 errors. Bus-off affects the receiver state. As soon as the transmitter leaves its bus-off state the receiver state skips to RxOK too. Refer also to TSTAT[1:0] coding in this register.

2. To ensure data integrity, do not read the receive buffer registers while the RXF flag is cleared. For MCUs with dual CPUs, reading the receive buffer registers while the RXF flag is cleared may result in a CPU fault condition.

# 13.3.2.6 MSCAN Receiver Interrupt Enable Register (CANRIER)

This register contains the interrupt enable bits for the interrupt flags described in the CANRFLG register.

Module Base + 0x0005

Access: User read/write<sup>(1)</sup>

	7	6	5	4	3	2	1	0
R W	WUPIE	CSCIE	RSTATE1	RSTATE0	TSTATE1	TSTATE0	OVRIE	RXFIE
Reset:	0	0	0	0	0	0	0	0

#### Figure 13-9. MSCAN Receiver Interrupt Enable Register (CANRIER)

1. Read: Anytime

Write: Anytime when not in initialization mode

#### NOTE

The CANRIER register is held in the reset state when the initialization mode is active (INITRQ=1 and INITAK=1). This register is writable when not in initialization mode (INITRQ=0 and INITAK=0).

The RSTATE[1:0], TSTATE[1:0] bits are not affected by initialization mode.

Field	Description
7 WUPIE <sup>(1)</sup>	Wake-Up Interrupt Enable0 No interrupt request is generated from this event.1 A wake-up event causes a Wake-Up interrupt request.
6 CSCIE	<ul> <li>CAN Status Change Interrupt Enable</li> <li>0 No interrupt request is generated from this event.</li> <li>1 A CAN Status Change event causes an error interrupt request.</li> </ul>
5-4 RSTATE[1:0 ]	<ul> <li>Receiver Status Change Enable — These RSTAT enable bits control the sensitivity level in which receiver state changes are causing CSCIF interrupts. Independent of the chosen sensitivity level the RSTAT flags continue to indicate the actual receiver state and are only updated if no CSCIF interrupt is pending.</li> <li>00 Do not generate any CSCIF interrupt caused by receiver state changes.</li> <li>01 Generate CSCIF interrupt only if the receiver enters or leaves "bus-off" state. Discard other receiver state changes for generating CSCIF interrupt.</li> <li>10 Generate CSCIF interrupt only if the receiver enters or leaves "RxErr" or "bus-off"<sup>(2)</sup> state. Discard other receiver state changes for generating CSCIF interrupt.</li> <li>11 Generate CSCIF interrupt on all state changes.</li> </ul>
3-2 TSTATE[1:0]	<ul> <li>Transmitter Status Change Enable — These TSTAT enable bits control the sensitivity level in which transmitter state changes are causing CSCIF interrupts. Independent of the chosen sensitivity level, the TSTAT flags continue to indicate the actual transmitter state and are only updated if no CSCIF interrupt is pending.</li> <li>00 Do not generate any CSCIF interrupt caused by transmitter state changes.</li> <li>01 Generate CSCIF interrupt only if the transmitter enters or leaves "bus-off" state. Discard other transmitter state changes for generating CSCIF interrupt.</li> <li>10 Generate CSCIF interrupt only if the transmitter enters or leaves "TxErr" or "bus-off" state. Discard other transmitter state changes for generating CSCIF interrupt.</li> <li>11 Generate CSCIF interrupt on all state changes.</li> </ul>
1 OVRIE	Overrun Interrupt Enable         0       No interrupt request is generated from this event.         1       An overrun event causes an error interrupt request.
0 RXFIE	<ul> <li>Receiver Full Interrupt Enable</li> <li>0 No interrupt request is generated from this event.</li> <li>1 A receive buffer full (successful message reception) event causes a receiver interrupt request.</li> </ul>

1. WUPIE and WUPE (see Section 13.3.2.1, "MSCAN Control Register 0 (CANCTL0)") must both be enabled if the recovery mechanism from stop or wait is required.

 Bus-off state is only defined for transmitters by the CAN standard (see Bosch CAN 2.0A/B protocol specification). Because the only possible state change for the transmitter from bus-off to TxOK also forces the receiver to skip its current state to RxOK, the coding of the RXSTAT[1:0] flags define an additional bus-off state for the receiver (see Section 13.3.2.5, "MSCAN Receiver Flag Register (CANRFLG)").

#### NOTE

The IPOL*x* bits take effect at the beginning of the next PWM cycle, regardless of the state of the LDOK bit or global load OK. Select top/bottom software correction by writing 01 to the current select bits, ISENS[1:0], in the PWM control register. Reading the IPOL*x* bits read the buffered value and not necessarily the value currently in effect.

#### 15.3.2.14 PMF Value 0-5 Register (PMFVAL0-PMFVAL5)



#### Table 15-22. PMFVALn Field Descriptions

Field	Description
15–0 PMFVAL <i>n</i>	<ul> <li>PMF Value n Bits — The 16-bit signed value in this buffered register is the pulse width in PWM clock periods. A value less than or equal to zero deactivates the PWM output for the entire PWM period. A value greater than, or equal to the modulus, activates the PWM output for the entire PWM period. See Table 15-40. The terms activate and deactivate refer to the high and low logic states of the PWM output.</li> <li>Note: PMFVAL<i>n</i> is buffered. The value written does not take effect until the related or global load OK bit is set and the next PWM load cycle begins. Reading PMFVAL<i>n</i> returns the value in the buffer and not necessarily the value the PWM generator is currently using.</li> <li><i>n</i> is 0, 1, 2, 3, 4 and 5.</li> </ul>

# 15.3.2.15 PMF Reload Overrun Interrupt Enable Register (PMFROIE)



MC9S12ZVM Family Reference Manual Rev. 2.11

# 15.4.2 Prescaler

To permit lower PWM frequencies, the prescaler produces the PWM clock frequency by dividing the core clock frequency by one, two, four, and eight. Each PWM generator has its own prescaler divisor. Each prescaler is buffered and will not be used by its PWM generator until the corresponding Load OK bit is set and a new PWM reload cycle begins.

# 15.4.3 PWM Generator

Each PWM generator contains a 15-bit up/down PWM counter producing output signals with software-selectable

- Alignment The logic state of each pair EDGE bit determines whether the PWM pair outputs are edge-aligned or center-aligned
- Period The value written to each pair PWM counter modulo register is used to determine the PWM pair period. The period can also be varied by using the prescaler
- With edge-aligned output, the modulus is the period of the PWM output in clock cycles
- With center-aligned output, the modulus is one-half of the PWM output period in clock cycles
- Pulse width The number written to the PWM value register determines the pulse width duty cycle of the PWM output in clock cycles
  - With center-aligned output, the pulse width is twice the value written to the PWM value register
  - With edge-aligned output, the pulse width is the value written to the PWM value register

#### 15.4.3.1 Alignment and Compare Output Polarity

Each edge-align bit, EDGEx, selects either center-aligned or edge-aligned PWM generator outputs.

PWM compare output polarity is selected by the CINVn bit field in the source control (PMFCINV) register. Please see the output operations in Figure 15-42 and Figure 15-43.

The PWM compare output is driven to a high state when the value of PWM value (PMFVAL*n*) register is greater than the value of PWM counter, and PWM compare is counting downwards if the corresponding channel CINVn=0. Or, the PWM compare output is driven to low state if the corresponding channel CINVn=1.

The PWM compare output is driven to low state when the value of PWM value (PMFVAL*n*) register matches the value of PWM counter, and PWM counter is counting upwards if the corresponding channel CINVn=0. Or, the PWM compare output is driven to high state if the corresponding channel CINVn=1.

# 16.5.2 Modes of Operation

#### 16.5.2.1 Run Mode

Normal mode of operation.

To initialize a SCI transmission, see Section 16.4.5.2, "Character Transmission".

#### 16.5.2.2 Wait Mode

SCI operation in wait mode depends on the state of the SCISWAI bit in the SCI control register 1 (SCICR1).

- If SCISWAI is clear, the SCI operates normally when the CPU is in wait mode.
- If SCISWAI is set, SCI clock generation ceases and the SCI module enters a power-conservation state when the CPU is in wait mode. Setting SCISWAI does not affect the state of the receiver enable bit, RE, or the transmitter enable bit, TE.

If SCISWAI is set, any transmission or reception in progress stops at wait mode entry. The transmission or reception resumes when either an internal or external interrupt brings the CPU out of wait mode. Exiting wait mode by reset aborts any transmission or reception in progress and resets the SCI.

### 16.5.2.3 Stop Mode

The SCI is inactive during stop mode for reduced power consumption. The STOP instruction does not affect the SCI register states, but the SCI bus clock will be disabled. The SCI operation resumes from where it left off after an external interrupt brings the CPU out of stop mode. Exiting stop mode by reset aborts any transmission or reception in progress and resets the SCI.

The receive input active edge detect circuit is still active in stop mode. An active edge on the receive input can be used to bring the CPU out of stop mode.

# 16.5.3 Interrupt Operation

This section describes the interrupt originated by the SCI block. The MCU must service the interrupt requests. Table 16-20 lists the eight interrupt sources of the SCI.

Interrupt	Source	Local Enable	Description
TDRE	SCISR1[7]	TIE	Active high level. Indicates that a byte was transferred from SCIDRH/L to the transmit shift register.
TC	SCISR1[6]	TCIE	Active high level. Indicates that a transmit is complete.
RDRF	SCISR1[5]	RIE	Active high level. The RDRF interrupt indicates that received data is available in the SCI data register.
OR	SCISR1[3]		Active high level. This interrupt indicates that an overrun condition has occurred.
IDLE	SCISR1[4]	ILIE	Active high level. Indicates that receiver input has become idle.

Table 16-20	. SCI	Interrupt	Sources
-------------	-------	-----------	---------

# 16.5.3.1 Description of Interrupt Operation

The SCI only originates interrupt requests. The following is a description of how the SCI makes a request and how the MCU should acknowledge that request. The interrupt vector offset and interrupt number are chip dependent. The SCI only has a single interrupt line (SCI Interrupt Signal, active high operation) and all the following interrupts, when generated, are ORed together and issued through that port.

# 16.5.3.1.1 TDRE Description

The TDRE interrupt is set high by the SCI when the transmit shift register receives a byte from the SCI data register. A TDRE interrupt indicates that the transmit data register (SCIDRH/L) is empty and that a new byte can be written to the SCIDRH/L for transmission.Clear TDRE by reading SCI status register 1 with TDRE set and then writing to SCI data register low (SCIDRL).

# 16.5.3.1.2 TC Description

The TC interrupt is set by the SCI when a transmission has been completed. Transmission is completed when all bits including the stop bit (if transmitted) have been shifted out and no data is queued to be transmitted. No stop bit is transmitted when sending a break character and the TC flag is set (providing there is no more data queued for transmission) when the break character has been shifted out. A TC interrupt indicates that there is no transmission in progress. TC is set high when the TDRE flag is set and no data, preamble, or break character is being transmitted. When TC is set, the TXD pin becomes idle (logic 1). Clear TC by reading SCI status register 1 (SCISR1) with TC set and then writing to SCI data register low (SCIDRL).TC is cleared automatically when data, preamble, or break is queued and ready to be sent.

### 16.5.3.1.3 RDRF Description

The RDRF interrupt is set when the data in the receive shift register transfers to the SCI data register. A RDRF interrupt indicates that the received data has been transferred to the SCI data register and that the byte can now be read by the MCU. The RDRF interrupt is cleared by reading the SCI status register one (SCISR1) and then reading SCI data register low (SCIDRL).

### 16.5.3.1.4 OR Description

The OR interrupt is set when software fails to read the SCI data register before the receive shift register receives the next frame. The newly acquired data in the shift register will be lost in this case, but the data already in the SCI data registers is not affected. The OR interrupt is cleared by reading the SCI status register one (SCISR1) and then reading SCI data register low (SCIDRL).

### 16.5.3.1.5 IDLE Description

The IDLE interrupt is set when 10 consecutive logic 1s (if M = 0) or 11 consecutive logic 1s (if M = 1) appear on the receiver input. Once the IDLE is cleared, a valid frame must again set the RDRF flag before an idle condition can set the IDLE flag. Clear IDLE by reading SCI status register 1 (SCISR1) with IDLE set and then reading SCI data register low (SCIDRL).

# 18.3.2.11 GDU Current Sense Offset Register (GDUCSO)





1. Read: Anytime Write: Anytime

Field	Description (See also Section 18.4.8, "Current Sense Amplifier and Overcurrent Comparator)
6:4 GCSO1[2:0]	GDU Current Sense Amplifier 1 Offset — These bits adjust the offset of the current sense amplifier 000 No offset 001 Offset is +3mV (GDUV5 and V6). Offset is +5mV (GDUV4). 010 Offset is +6mV (GDUV5 and V6). Offset is +10mV (GDUV4) 011 Offset is +9mV (GDUV5 and V6). Offset is +15mV (GDUV4) 100 No offset 101 Offset is -9mV (GDUV5 and V6). Offset is -15mV (GDUV4) 110 Offset is -6mV (GDUV5 and V6). Offset is -10mV (GDUV4). 111 Offset is -3mV (GDUV5 and V6). Offset is -5mV (GDUV4).
2:0 GCSO0[2:0]	GDU Current Sense Amplifier 0 Offset — These bits adjust the offset of the current sense amplifier. 000 No offset 001 Offset is +3mV (GDUV5 and V6). Offset is +5mV (GDUV4). 010 Offset is +6mV (GDUV5 and V6). Offset is +10mV (GDUV4) 011 Offset is +9mV (GDUV5 and V6). Offset is +15mV (GDUV4) 100 No offset 101 Offset is -9mV (GDUV5 and V6). Offset is -15mV (GDUV4) 110 Offset is -6mV (GDUV5 and V6). Offset is -10mV (GDUV4). 111 Offset is -3mV (GDUV5 and V6). Offset is -5mV (GDUV4).

### 18.3.2.12 GDU Desaturation Level Register (GDUDSLVL)



1. Read: Anytime Write: Only if GWP=0

MC9S12ZVM Family Reference Manual Rev. 2.11

Chapter 18 Gate Drive Unit (GDU)

# 18.4.11 Interrupts

This section describes the interrupts generated in the GDU module. The interrupts are only available in CPU run mode. Entering and exiting stop mode has no effect on the interrupt flags. The GDU module has two interrupt vectors which are listed in Table 18-25. The low-side and high-side desaturation error flags are combined into one interrupt line and the over and under voltage detection are combined into another interrupt line. (see device specific section interrupt vector table)

#	GDU Module Interrupt Source	Module Internal Interrupt Source	Local Enable
0	GDU desaturation error interrupt	GDU low-side and high-side desaturation error flags GDHSF[2:0] and GDLSF[2:0]	GDSEIE = 1
1	GDU over/under voltage detection and overcurrent	GDU low voltage condition on pin VLS (GLVLSIF)	GLVLSIE = 1
	detection interrupt	GDU high voltage condition on pin HD (GHHDIF)	GHHDIE = 1
		GDU Overcurrent Condition (GOCIF[1:0])	GOCIE[1:0]=11

	Table 18	3-25. GDU	Module	Interrupt	Sources
--	----------	-----------	--------	-----------	---------

The Flash memory may be read as bytes and aligned words. Read access time is one bus cycle for bytes and aligned words. For misaligned words access, the CPU has to perform twice the byte read access command. For Flash memory, an erased bit reads 1 and a programmed bit reads 0.

It is possible to read from P-Flash memory while some commands are executing on EEPROM memory. It is not possible to read from EEPROM memory while a command is executing on P-Flash memory . Simultaneous P-Flash and EEPROM operations are discussed in Section 20.4.6.

Both P-Flash and EEPROM memories are implemented with Error Correction Codes (ECC) that can resolve single bit faults and detect double bit faults. For P-Flash memory, the ECC implementation requires that programming be done on an aligned 8 byte basis (a Flash phrase). Since P-Flash memory is always read by half-phrase, only one single bit fault in an aligned 4 byte half-phrase containing the byte or word accessed will be corrected.

# 20.1.1 Glossary

**Command Write Sequence** — An MCU instruction sequence to execute built-in algorithms (including program and erase) on the Flash memory.

**EEPROM Memory** — The EEPROM memory constitutes the nonvolatile memory store for data.

**EEPROM Sector** — The EEPROM sector is the smallest portion of the EEPROM memory that can be erased. The EEPROM sector consists of 4 bytes.

**NVM Command Mode** — An NVM mode using the CPU to setup the FCCOB register to pass parameters required for Flash command execution.

**Phrase** — An aligned group of four 16-bit words within the P-Flash memory. Each phrase includes two sets of aligned double words with each set including 7 ECC bits for single bit fault correction and double bit fault detection within each double word.

P-Flash Memory — The P-Flash memory constitutes the main nonvolatile memory store for applications.

**P-Flash Sector** — The P-Flash sector is the smallest portion of the P-Flash memory that can be erased. Each P-Flash sector contains 512 bytes.

**Program IFR** — Nonvolatile information register located in the P-Flash block that contains the Version ID, and the Program Once field.

# 20.1.2 Features

### 20.1.2.1 P-Flash Features

- Derivatives featuring up to and including 128 KB of P-Flash include one P-Flash block
- Derivatives featuring more than 128 KB of P-Flash include two Flash blocks

1. Outside of the given V<sub>HVI</sub> range the error is significant. The ratio can be changed, if outside of the given range.

### A.2.2 HV Physical Interface Characteristics

The HV Physical Interface specification is included in the LINPHY electrical section.

# A.3 Supply Currents

This section describes the current consumption characteristics of the device as well as the conditions for the measurements.

#### A.3.1 Measurement Conditions

Current is measured on VSUP. VDDX is connected to VDDA. It does not include the current to drive external loads. Unless otherwise noted the currents are measured in special single chip mode and the CPU code is executed from RAM. For Run and Wait current measurements PLL is on and the reference clock is the IRC1M trimmed to 1MHz. For the junction temperature range from -40°C to +150°C the bus frequency is 50MHz. For the temperature range from +150°C to +175°C, the bus frequency is 40MHz. Table A-16 and Table A-17 show the configuration of the CPMU module and the peripherals for Run, Wait and Stop current measurement.

CPMU REGISTER	Bit settings/Conditions
CPMUCLKS	PLLSEL=0, PSTP=1, CSAD=0, PRE=PCE=RTIOSCSEL=1 COPOSCSEL[1:0]=01
CPMUOSC	OSCE=1, Quartz oscillator f <sub>EXTAL</sub> =4MHz
CPMURTI	RTDEC=0, RTR[6:4]=111, RTR[3:0]=1111
CPMUCOP	WCOP=1, CR[2:0]=111

Table A-15. CPMU Configuration for Pseudo Stop Current Measurement

Table A-16. CPMU Configuration for Run/Wait and Full Stop Current Measurement
---

CPMU REGISTER	Bit settings/Conditions				
CPMUSYNR	VCOFRQ[1:0]= 3,SYNDIV[5:0] = 49				
CPMUPOSTDIV	POSTDIV[4:0]=0				
CPMUCLKS	PLLSEL=1, CSAD=0				
CPMUOSC	OSCE=0, Reference clock for PLL is f <sub>ref</sub> =f <sub>irc1m</sub> trimmed to 1MHz				
CPMUVREGCTL	EXTXON=0, INTXON=1				

#### MC9S12ZVM Family Reference Manual Rev. 2.11



Figure I-6. SPI Slave Timing (CPHA=1)

Num	С	Characteristic	Symbol				Unit
Num				Min	Тур	Max	Unit
1		SCK Frequency	f <sub>sck</sub>	DC	_	1/4 <sup>(1)</sup>	f <sub>bus</sub>
1		SCK Period	t <sub>sck</sub>	4		×	t <sub>bus</sub>
2		Enable Lead Time	t <sub>lead</sub>	4	_	—	t <sub>bus</sub>
3		Enable Lag Time	t <sub>lag</sub>	4	_	—	t <sub>bus</sub>
4		Clock (SCK) High or Low Time	t <sub>wsck</sub>	2t <sub>bus</sub> - (t <sub>rfi</sub> + t <sub>rfo)</sub>	_	—	ns
5		Data Setup Time (Inputs)	t <sub>su</sub>	3	_	—	ns
6		Data Hold Time (Inputs)	t <sub>hi</sub>	2	_	—	ns
7		Slave Access Time (time to data active)	t <sub>a</sub>	—	_	28	ns
8		Slave MISO Disable Time	t <sub>dis</sub>	—	_	26	ns
9a		Data Valid after SCK Edge (-40°C < T <sub>j</sub> < 150°C)	t <sub>vsck</sub>	—	_	$23 + 0.5 \cdot t_{bus}$ (2)	ns
9b		Data Valid after SCK Edge (150°C <t<sub>j &lt; 175°C)<sup>(1)</sup></t<sub>	t <sub>vsck</sub>	—	_	$25 + 0.5 \cdot t_{bus}^{2}$ (2)	ns
10a		Data Valid after SS fall (-40°C < T <sub>j</sub> < 150°C)	t <sub>vss</sub>	—	_	$23 + 0.5 \cdot t_{bus}$ <sup>(2)</sup>	ns
10b		Data Valid after <del>SS</del> fall (150°C < T <sub>j</sub> < 175°C) <sup>(1)</sup>	t <sub>vss</sub>	—	_	$25 + 0.5 \cdot t_{bus}^{2}$ (2)	ns
11		Data Hold Time (Outputs)	t <sub>ho</sub>	22		—	ns
12		Rise and Fall Time Inputs	t <sub>rfi</sub>	—		8	ns
13		Rise and Fall Time Outputs	t <sub>rfo</sub>	—	_	8	ns

1.  $f_{bus}$  max is 40MHz at temperatures above  $150^\circ C$ 

2.  $\rm 0.5t_{bus}~$  added due to internal synchronization delay