




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                         |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                  |
| Core Processor             | ARM® Cortex®-M0+                                                                                                                                        |
| Core Size                  | 32-Bit Single-Core                                                                                                                                      |
| Speed                      | 48MHz                                                                                                                                                   |
| Connectivity               | CANbus, I <sup>2</sup> C, SPI, UART/USART                                                                                                               |
| Peripherals                | LVD, PWM, WDT                                                                                                                                           |
| Number of I/O              | 38                                                                                                                                                      |
| Program Memory Size        | 64KB (64K x 8)                                                                                                                                          |
| Program Memory Type        | FLASH                                                                                                                                                   |
| EEPROM Size                | -                                                                                                                                                       |
| RAM Size                   | 8K x 8                                                                                                                                                  |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V                                                                                                                                             |
| Data Converters            | A/D 12x12b; D/A 2x6b                                                                                                                                    |
| Oscillator Type            | Internal                                                                                                                                                |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                      |
| Mounting Type              | Surface Mount                                                                                                                                           |
| Package / Case             | 44-LQFP                                                                                                                                                 |
| Supplier Device Package    | 44-LQFP (10x10)                                                                                                                                         |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mke06z64vld4">https://www.e-xfl.com/product-detail/nxp-semiconductors/mke06z64vld4</a> |

# Table of Contents

|                                                 |    |                                                            |    |
|-------------------------------------------------|----|------------------------------------------------------------|----|
| 1 Ordering parts.....                           | 4  | 5.3 Thermal specifications.....                            | 18 |
| 1.1 Determining valid orderable parts.....      | 4  | 5.3.1 Thermal operating requirements.....                  | 18 |
| 2 Part identification.....                      | 4  | 5.3.2 Thermal characteristics.....                         | 19 |
| 2.1 Description.....                            | 4  | 6 Peripheral operating requirements and behaviors.....     | 20 |
| 2.2 Format.....                                 | 4  | 6.1 Core modules.....                                      | 20 |
| 2.3 Fields.....                                 | 4  | 6.1.1 SWD electricals .....                                | 20 |
| 2.4 Example.....                                | 5  | 6.2 External oscillator (OSC) and ICS characteristics..... | 21 |
| 3 Parameter classification.....                 | 5  | 6.3 NVM specifications.....                                | 23 |
| 4 Ratings.....                                  | 6  | 6.4 Analog.....                                            | 24 |
| 4.1 Thermal handling ratings.....               | 6  | 6.4.1 ADC characteristics.....                             | 24 |
| 4.2 Moisture handling ratings.....              | 6  | 6.4.2 Analog comparator (ACMP) electricals.....            | 27 |
| 4.3 ESD handling ratings.....                   | 6  | 6.5 Communication interfaces.....                          | 27 |
| 4.4 Voltage and current operating ratings.....  | 7  | 6.5.1 SPI switching specifications.....                    | 27 |
| 5 General.....                                  | 7  | 6.5.2 MSCAN.....                                           | 30 |
| 5.1 Nonswitching electrical specifications..... | 7  | 7 Dimensions.....                                          | 31 |
| 5.1.1 DC characteristics.....                   | 7  | 7.1 Obtaining package dimensions.....                      | 31 |
| 5.1.2 Supply current characteristics.....       | 14 | 8 Pinout.....                                              | 31 |
| 5.1.3 EMC performance.....                      | 15 | 8.1 Signal multiplexing and pin assignments.....           | 31 |
| 5.2 Switching specifications.....               | 16 | 8.2 Device pin assignment.....                             | 34 |
| 5.2.1 Control timing.....                       | 16 | 9 Revision history.....                                    | 37 |
| 5.2.2 FTM module timing.....                    | 17 |                                                            |    |

## 4 Ratings

### 4.1 Thermal handling ratings

| Symbol           | Description                   | Min. | Max. | Unit | Notes |
|------------------|-------------------------------|------|------|------|-------|
| T <sub>STG</sub> | Storage temperature           | –55  | 150  | °C   | 1     |
| T <sub>SDR</sub> | Solder temperature, lead-free | —    | 260  | °C   | 2     |

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

### 4.2 Moisture handling ratings

| Symbol | Description                | Min. | Max. | Unit | Notes |
|--------|----------------------------|------|------|------|-------|
| MSL    | Moisture sensitivity level | —    | 3    | —    | 1     |

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

### 4.3 ESD handling ratings

| Symbol           | Description                                           | Min.  | Max.  | Unit | Notes |
|------------------|-------------------------------------------------------|-------|-------|------|-------|
| V <sub>HBM</sub> | Electrostatic discharge voltage, human body model     | –6000 | +6000 | V    | 1     |
| V <sub>CDM</sub> | Electrostatic discharge voltage, charged-device model | –500  | +500  | V    | 2     |
| I <sub>LAT</sub> | Latch-up current at ambient temperature of 125°C      | –100  | +100  | mA   | 3     |

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.
3. Determined according to JEDEC Standard JESD78D, *IC Latch-up Test*.
  - Test was performed at 125 °C case temperature (Class II).
  - I/O pins pass ±100 mA I-test with I<sub>DD</sub> current limit at 400 mA.
  - I/O pins pass +50/-100 mA I-test with I<sub>DD</sub> current limit at 1000 mA.
  - Supply groups pass 1.5 V<sub>ccmax</sub>.
  - RESET pin was only tested with negative I-test due to product conditioning requirement.

**Table 3. DC characteristics (continued)**

| Symbol        | C | Descriptions                             |                                                                          |                                       | Min                  | Typical <sup>1</sup> | Max                  | Unit       |
|---------------|---|------------------------------------------|--------------------------------------------------------------------------|---------------------------------------|----------------------|----------------------|----------------------|------------|
| $V_{OH}$      | P | Output high voltage                      | All I/O pins, except PTA2 and PTA3, standard-drive strength              | 5 V, $I_{load} = -5$ mA               | $V_{DD} - 0.8$       | —                    | —                    | V          |
|               | C |                                          |                                                                          | 3 V, $I_{load} = -2.5$ mA             | $V_{DD} - 0.8$       | —                    | —                    | V          |
|               | P |                                          | High current drive pins, high-drive strength <sup>2</sup>                | 5 V, $I_{load} = -20$ mA              | $V_{DD} - 0.8$       | —                    | —                    | V          |
|               | C |                                          |                                                                          | 3 V, $I_{load} = -10$ mA              | $V_{DD} - 0.8$       | —                    | —                    | V          |
| $I_{OHT}$     | D | Output high current                      | Max total $I_{OH}$ for all ports                                         | 5 V                                   | —                    | —                    | -100                 | mA         |
|               |   |                                          |                                                                          | 3 V                                   | —                    | —                    | -60                  |            |
| $V_{OL}$      | P | Output low voltage                       | All I/O pins, standard-drive strength                                    | 5 V, $I_{load} = 5$ mA                | —                    | —                    | 0.8                  | V          |
|               | C |                                          |                                                                          | 3 V, $I_{load} = 2.5$ mA              | —                    | —                    | 0.8                  | V          |
|               | P |                                          | High current drive pins, high-drive strength <sup>2</sup>                | 5 V, $I_{load} = 20$ mA               | —                    | —                    | 0.8                  | V          |
|               | C |                                          |                                                                          | 3 V, $I_{load} = 10$ mA               | —                    | —                    | 0.8                  | V          |
| $I_{OLT}$     | D | Output low current                       | Max total $I_{OL}$ for all ports                                         | 5 V                                   | —                    | —                    | 100                  | mA         |
|               |   |                                          |                                                                          | 3 V                                   | —                    | —                    | 60                   |            |
| $V_{IH}$      | P | Input high voltage                       | All digital inputs                                                       | $4.5 \leq V_{DD} < 5.5$ V             | $0.65 \times V_{DD}$ | —                    | —                    | V          |
|               |   |                                          |                                                                          | $2.7 \leq V_{DD} < 4.5$ V             | $0.70 \times V_{DD}$ | —                    | —                    |            |
| $V_{IL}$      | P | Input low voltage                        | All digital inputs                                                       | $4.5 \leq V_{DD} < 5.5$ V             | —                    | —                    | $0.35 \times V_{DD}$ | V          |
|               |   |                                          |                                                                          | $2.7 \leq V_{DD} < 4.5$ V             | —                    | —                    | $0.30 \times V_{DD}$ |            |
| $V_{hys}$     | C | Input hysteresis                         | All digital inputs                                                       | —                                     | $0.06 \times V_{DD}$ | —                    | —                    | mV         |
| $ I_{In} $    | P | Input leakage current                    | Per pin (pins in high impedance input mode)                              | $V_{IN} = V_{DD}$ or $V_{SS}$         | —                    | 0.1                  | 1                    | $\mu$ A    |
| $ I_{INTOT} $ | C | Total leakage combined for all port pins | Pins in high impedance input mode                                        | $V_{IN} = V_{DD}$ or $V_{SS}$         | —                    | —                    | 2                    | $\mu$ A    |
| $R_{PU}$      | P | Pullup resistors                         | All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3) | —                                     | 30.0                 | —                    | 50.0                 | k $\Omega$ |
| $R_{PU}^3$    | P | Pullup resistors                         | PTA2 and PTA3 pins                                                       | —                                     | 30.0                 | —                    | 60.0                 | k $\Omega$ |
| $I_{IC}$      | D | DC injection current <sup>4, 5, 6</sup>  | Single pin limit                                                         | $V_{IN} < V_{SS}$ , $V_{IN} > V_{DD}$ | -2                   | —                    | 2                    | mA         |
|               |   |                                          | Total MCU limit, includes sum of all stressed pins                       |                                       | -5                   | —                    | 25                   |            |
| $C_{in}$      | C | Input capacitance, all pins              |                                                                          | —                                     | —                    | —                    | 7                    | pF         |
| $V_{RAM}$     | C | RAM retention voltage                    |                                                                          | —                                     | 2.0                  | —                    | —                    | V          |

1. Typical values are measured at 25 °C. Characterized, not tested.

- Only PTB4, PTB5, PTD0, PTD1, PTE0, PTE1, PTH0 (64-pin and 80-pin packages only), and PTH1 (64-pin and 80-pin packages only) support high current output.
- The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to  $V_{SS}$  and  $V_{DD}$ . PTA2 and PTA3 are true open drain I/O pins that are internally clamped to  $V_{SS}$ .
- Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger value.
- Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If the positive injection current ( $V_{in} > V_{DD}$ ) is higher than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure that external  $V_{DD}$  load will shunt current higher than maximum injection current when the MCU is not consuming power, such as when no system clock is present, or clock rate is very low (which would reduce overall power consumption).

**Table 4. LVD and POR specification**

| Symbol             | C | Description                                                             |                             | Min  | Typ  | Max  | Unit |
|--------------------|---|-------------------------------------------------------------------------|-----------------------------|------|------|------|------|
| V <sub>POR</sub>   | D | POR re-arm voltage <sup>1</sup>                                         |                             | 1.5  | 1.75 | 2.0  | V    |
| V <sub>LVDH</sub>  | C | Falling low-voltage detect threshold—high range (LVDV = 1) <sup>2</sup> |                             | 4.2  | 4.3  | 4.4  | V    |
| V <sub>LVW1H</sub> | C | Falling low-voltage warning threshold—high range                        | Level 1 falling (LVWV = 00) | 4.3  | 4.4  | 4.5  | V    |
| V <sub>LVW2H</sub> | C |                                                                         | Level 2 falling (LVWV = 01) | 4.5  | 4.5  | 4.6  | V    |
| V <sub>LVW3H</sub> | C |                                                                         | Level 3 falling (LVWV = 10) | 4.6  | 4.6  | 4.7  | V    |
| V <sub>LVW4H</sub> | C |                                                                         | Level 4 falling (LVWV = 11) | 4.7  | 4.7  | 4.8  | V    |
| V <sub>HYSH</sub>  | C | High range low-voltage detect/warning hysteresis                        |                             | —    | 100  | —    | mV   |
| V <sub>LVDL</sub>  | C | Falling low-voltage detect threshold—low range (LVDV = 0)               |                             | 2.56 | 2.61 | 2.66 | V    |
| V <sub>LVW1L</sub> | C | Falling low-voltage warning threshold—low range                         | Level 1 falling (LVWV = 00) | 2.62 | 2.7  | 2.78 | V    |
| V <sub>LVW2L</sub> | C |                                                                         | Level 2 falling (LVWV = 01) | 2.72 | 2.8  | 2.88 | V    |
| V <sub>LVW3L</sub> | C |                                                                         | Level 3 falling (LVWV = 10) | 2.82 | 2.9  | 2.98 | V    |
| V <sub>LVW4L</sub> | C |                                                                         | Level 4 falling (LVWV = 11) | 2.92 | 3.0  | 3.08 | V    |
| V <sub>HYSDL</sub> | C | Low range low-voltage detect hysteresis                                 |                             | —    | 40   | —    | mV   |
| V <sub>HYSWL</sub> | C | Low range low-voltage warning hysteresis                                |                             | —    | 80   | —    | mV   |
| V <sub>BG</sub>    | P | Buffered bandgap output <sup>3</sup>                                    |                             | 1.14 | 1.16 | 1.18 | V    |

- Maximum is highest voltage that POR is guaranteed.
- Rising thresholds are falling threshold + hysteresis.
- voltage Factory trimmed at  $V_{DD} = 5.0$  V, Temp = 25 °C




Figure 1. Typical  $V_{DD}-V_{OH}$  Vs.  $I_{OH}$  (standard drive strength) ( $V_{DD} = 5\text{ V}$ )




Figure 2. Typical  $V_{DD}-V_{OH}$  Vs.  $I_{OH}$  (standard drive strength) ( $V_{DD} = 3\text{ V}$ )

**Table 5. Supply current characteristics (continued)**

| C | Parameter                                                                              | Symbol            | Core/Bus Freq | V <sub>DD</sub> (V) | Typical <sup>1</sup> | Max <sup>2</sup> | Unit | Temp          |
|---|----------------------------------------------------------------------------------------|-------------------|---------------|---------------------|----------------------|------------------|------|---------------|
| C | Wait mode current FEI mode, all modules clocks enabled                                 | W <sub>I</sub> DD | 48/24 MHz     | 5                   | 8.4                  | —                | mA   | -40 to 105 °C |
| P |                                                                                        |                   | 24/24 MHz     |                     | 6.5                  | 7.2              |      |               |
| C |                                                                                        |                   | 12/12 MHz     |                     | 4.3                  | —                |      |               |
| C |                                                                                        |                   | 1/1 MHz       |                     | 2.4                  | —                |      |               |
| C |                                                                                        |                   | 48/24 MHz     | 3                   | 8.3                  | —                |      |               |
| P |                                                                                        |                   | 24/24 MHz     |                     | 6.4                  | 7                |      |               |
| C |                                                                                        |                   | 12/12 MHz     |                     | 4.2                  | —                |      |               |
| C |                                                                                        |                   | 1/1 MHz       |                     | 2.3                  | —                |      |               |
| P | Stop mode supply current no clocks active (except 1 kHz LPO clock) <sup>3</sup>        | S <sub>I</sub> DD | —             | 5                   | 2                    | 105              | μA   | -40 to 105 °C |
| P |                                                                                        |                   | —             | 3                   | 1.9                  | 95               |      | -40 to 105 °C |
| C | ADC adder to Stop<br>ADLPC = 1<br>ADLSMP = 1<br>ADCO = 1<br>MODE = 10B<br>ADICLK = 11B | —                 | —             | 5                   | 86                   | —                | μA   | -40 to 105 °C |
| C |                                                                                        |                   |               | 3                   | 82                   | —                |      |               |
| C | ACMP adder to Stop                                                                     | —                 | —             | 5                   | 12                   | —                | μA   | -40 to 105 °C |
| C |                                                                                        |                   |               | 3                   | 12                   | —                |      |               |
| C | LVD adder to Stop <sup>4</sup>                                                         | —                 | —             | 5                   | 130                  | —                | μA   | -40 to 105 °C |
| C |                                                                                        |                   |               | 3                   | 125                  | —                |      |               |

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
2. The Max current is observed at high temperature of 105 °C.
3. RTC adder cause <1 μA I<sub>DD</sub> increase typically, RTC clock source is 1 kHz LPO clock.
4. LVD is periodically woken up from Stop by 5% duty cycle. The period is equal to or less than 2 ms.

### 5.1.3 EMC performance


Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation play a significant role in EMC performance. The system designer must consult the following applications notes, available on [nxp.com](http://nxp.com) for advice and guidance specifically targeted at optimizing EMC performance.

- AN2321: Designing for Board Level Electromagnetic Compatibility
- AN1050: Designing for Electromagnetic Compatibility (EMC) with HCMOS Microcontrollers
- AN1263: Designing for Electromagnetic Compatibility with Single-Chip Microcontrollers

**Table 7. Control timing (continued)**

| Num | C | Rating                                                                      | Symbol                         | Min               | Typical <sup>1</sup>        | Max  | Unit |
|-----|---|-----------------------------------------------------------------------------|--------------------------------|-------------------|-----------------------------|------|------|
| 7   | D | Keyboard interrupt pulse width                                              | Asynchronous path <sup>2</sup> | $t_{\text{LIH}}$  | 100                         | —    | ns   |
|     | D |                                                                             | Synchronous path               | $t_{\text{IHIL}}$ | $1.5 \times t_{\text{cyc}}$ | —    | ns   |
| 8   | C | Port rise and fall time - Normal drive strength (load = 50 pF) <sup>4</sup> | —                              | $t_{\text{Rise}}$ | —                           | 10.2 | ns   |
|     | C |                                                                             | —                              | $t_{\text{Fall}}$ | —                           | 9.5  | ns   |
|     | C | Port rise and fall time - high drive strength (load = 50 pF) <sup>4</sup>   | —                              | $t_{\text{Rise}}$ | —                           | 5.4  | ns   |
|     | C |                                                                             | —                              | $t_{\text{Fall}}$ | —                           | 4.6  | ns   |

1. Typical values are based on characterization data at  $V_{\text{DD}} = 5.0 \text{ V}$ ,  $25^\circ\text{C}$  unless otherwise stated.
2. This is the shortest pulse that is guaranteed to be recognized as a RESET pin request.
3. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
4. Timing is shown with respect to 20%  $V_{\text{DD}}$  and 80%  $V_{\text{DD}}$  levels. Temperature range  $-40^\circ\text{C}$  to  $105^\circ\text{C}$ .

**Figure 9. Reset timing****Figure 10. KBIPx timing**

## 5.2.2 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

**Table 8. FTM input timing**

| C | Function                 | Symbol             | Min              | Max                  | Unit |
|---|--------------------------|--------------------|------------------|----------------------|------|
| D | Timer clock frequency    | $f_{\text{Timer}}$ | $f_{\text{Bus}}$ | $f_{\text{Sys}}$     | Hz   |
| D | External clock frequency | $f_{\text{TCLK}}$  | 0                | $f_{\text{Timer}}/4$ | Hz   |

Table continues on the next page...

### 5.3.2 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

**Table 10. Thermal attributes**

| Board type        | Symbol           | Description                                                                                     | 64 LQFP | 64 QFP | 44 LQFP | 80 LQFP | Unit | Notes |
|-------------------|------------------|-------------------------------------------------------------------------------------------------|---------|--------|---------|---------|------|-------|
| Single-layer (1S) | $R_{\theta JA}$  | Thermal resistance, junction to ambient (natural convection)                                    | 71      | 61     | 75      | 57      | °C/W | 1, 2  |
| Four-layer (2s2p) | $R_{\theta JA}$  | Thermal resistance, junction to ambient (natural convection)                                    | 53      | 47     | 53      | 44      | °C/W | 1, 3  |
| Single-layer (1S) | $R_{\theta JMA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed)                                | 59      | 50     | 62      | 47      | °C/W | 1, 3  |
| Four-layer (2s2p) | $R_{\theta JMA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed)                                | 46      | 41     | 47      | 38      | °C/W | 1, 3  |
| —                 | $R_{\theta JB}$  | Thermal resistance, junction to board                                                           | 35      | 32     | 34      | 28      | °C/W | 4     |
| —                 | $R_{\theta JC}$  | Thermal resistance, junction to case                                                            | 20      | 23     | 20      | 15      | °C/W | 5     |
| —                 | $\Psi_{JT}$      | Thermal characterization parameter, junction to package top outside center (natural convection) | 5       | 8      | 5       | 3       | °C/W | 6     |

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal.
3. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization.

The average chip-junction temperature ( $T_J$ ) in °C can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA})$$

Where:

$T_A$  = Ambient temperature, °C

$\theta_{JA}$  = Package thermal resistance, junction-to-ambient, °C/W

$P_D = P_{int} + P_{I/O}$

$P_{int} = I_{DD} \times V_{DD}$ , Watts - chip internal power

$P_{I/O}$  = Power dissipation on input and output pins - user determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$P_D = K \div (T_J + 273 \text{ °C})$

Solving the equations above for K gives:

$K = P_D \times (T_A + 273 \text{ °C}) + \theta_{JA} \times (P_D)^2$

where K is a constant pertaining to the particular part. K can be determined by measuring  $P_D$  (at equilibrium) for an known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving the above equations iteratively for any value of  $T_A$ .

## 6 Peripheral operating requirements and behaviors

### 6.1 Core modules

#### 6.1.1 SWD electricals



Table 11. SWD full voltage range electricals

| Symbol | Description                                                                                        | Min. | Max. | Unit |
|--------|----------------------------------------------------------------------------------------------------|------|------|------|
|        | Operating voltage                                                                                  | 2.7  | 5.5  | V    |
| J1     | SWD_CLK frequency of operation <ul style="list-style-type: none"> <li>Serial wire debug</li> </ul> | 0    | 24   | MHz  |
| J2     | SWD_CLK cycle period                                                                               | 1/J1 | —    | ns   |
| J3     | SWD_CLK clock pulse width <ul style="list-style-type: none"> <li>Serial wire debug</li> </ul>      | 20   | —    | ns   |
| J4     | SWD_CLK rise and fall times                                                                        | —    | 3    | ns   |
| J9     | SWD_DIO input data setup time to SWD_CLK rise                                                      | 10   | —    | ns   |
| J10    | SWD_DIO input data hold time after SWD_CLK rise                                                    | 3    | —    | ns   |

Table continues on the next page...

**Table 11. SWD full voltage range electricals (continued)**

| Symbol | Description                        | Min. | Max. | Unit |
|--------|------------------------------------|------|------|------|
| J11    | SWD_CLK high to SWD_DIO data valid | —    | 35   | ns   |
| J12    | SWD_CLK high to SWD_DIO high-Z     | 5    | —    | ns   |

**Figure 13. Serial wire clock input timing****Figure 14. Serial wire data timing**

## 6.2 External oscillator (OSC) and ICS characteristics

**Table 12. OSC and ICS specifications (temperature range = -40 to 105 °C ambient)**


| Num | C | Characteristic                 |                        | Symbol          | Min   | Typical <sup>1</sup> | Max     | Unit |
|-----|---|--------------------------------|------------------------|-----------------|-------|----------------------|---------|------|
| 1   | C | Crystal or resonator frequency | Low range (RANGE = 0)  | f <sub>lo</sub> | 31.25 | 32.768               | 39.0625 | kHz  |
|     | C |                                | High range (RANGE = 1) | f <sub>hi</sub> | 4     | —                    | 24      | MHz  |

Table continues on the next page...

**Table 12. OSC and ICS specifications (temperature range = -40 to 105 °C ambient)  
(continued)**

| Num | C | Characteristic                                                                     | Symbol        | Min | Typical <sup>1</sup> | Max | Unit        |
|-----|---|------------------------------------------------------------------------------------|---------------|-----|----------------------|-----|-------------|
| 14  | C | FLL acquisition time <sup>4,6</sup>                                                | $t_{Acquire}$ | —   | —                    | 2   | ms          |
| 15  | C | Long term jitter of DCO output clock<br>(averaged over 2 ms interval) <sup>7</sup> | $C_{Jitter}$  | —   | 0.02                 | 0.2 | % $f_{dco}$ |

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
2. See crystal or resonator manufacturer's recommendation.
3. Load capacitors ( $C_1, C_2$ ), feedback resistor ( $R_F$ ) and series resistor ( $R_S$ ) are incorporated internally when RANGE = HGO = 0.
4. This parameter is characterized and not tested on each device.
5. Proper PC board layout procedures must be followed to achieve specifications.
6. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
7. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum  $f_{Bus}$ . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via  $V_{DD}$  and  $V_{SS}$  and variation in crystal oscillator frequency increase the  $C_{Jitter}$  percentage for a given interval.

**Figure 15. Typical crystal or resonator circuit**

## 6.3 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash memories.

**Table 13. Flash characteristics**

| C | Characteristic                                    | Symbol           | Min <sup>1</sup> | Typical <sup>2</sup> | Max <sup>3</sup> | Unit <sup>4</sup> |
|---|---------------------------------------------------|------------------|------------------|----------------------|------------------|-------------------|
| D | Supply voltage for program/erase -40 °C to 105 °C | $V_{prog/erase}$ | 2.7              | —                    | 5.5              | V                 |
| D | Supply voltage for read operation                 | $V_{Read}$       | 2.7              | —                    | 5.5              | V                 |

Table continues on the next page...

**Table 13. Flash characteristics (continued)**

| C | Characteristic                                                                                                        | Symbol               | Min <sup>1</sup> | Typical <sup>2</sup> | Max <sup>3</sup> | Unit <sup>4</sup> |
|---|-----------------------------------------------------------------------------------------------------------------------|----------------------|------------------|----------------------|------------------|-------------------|
| D | NVM Bus frequency                                                                                                     | f <sub>NVMBUS</sub>  | 1                | —                    | 24               | MHz               |
| D | NVM Operating frequency                                                                                               | f <sub>NVMOP</sub>   | 0.8              | 1                    | 1.05             | MHz               |
| D | Erase Verify All Blocks                                                                                               | t <sub>VFYALL</sub>  | —                | —                    | 2605             | t <sub>cyc</sub>  |
| D | Erase Verify Flash Block                                                                                              | t <sub>RD1BLK</sub>  | —                | —                    | 2579             | t <sub>cyc</sub>  |
| D | Erase Verify Flash Section                                                                                            | t <sub>RD1SEC</sub>  | —                | —                    | 485              | t <sub>cyc</sub>  |
| D | Read Once                                                                                                             | t <sub>RDONCE</sub>  | —                | —                    | 464              | t <sub>cyc</sub>  |
| D | Program Flash (2 word)                                                                                                | t <sub>PGM2</sub>    | 0.12             | 0.13                 | 0.31             | ms                |
| D | Program Flash (4 word)                                                                                                | t <sub>PGM4</sub>    | 0.21             | 0.21                 | 0.49             | ms                |
| D | Program Once                                                                                                          | t <sub>PGMONCE</sub> | 0.20             | 0.21                 | 0.21             | ms                |
| D | Erase All Blocks                                                                                                      | t <sub>ERSALL</sub>  | 95.42            | 100.18               | 100.30           | ms                |
| D | Erase Flash Block                                                                                                     | t <sub>ERSBLK</sub>  | 95.42            | 100.18               | 100.30           | ms                |
| D | Erase Flash Sector                                                                                                    | t <sub>ERSPG</sub>   | 19.10            | 20.05                | 20.09            | ms                |
| D | Unsecure Flash                                                                                                        | t <sub>UNSECU</sub>  | 95.42            | 100.19               | 100.31           | ms                |
| D | Verify Backdoor Access Key                                                                                            | t <sub>VFYKEY</sub>  | —                | —                    | 482              | t <sub>cyc</sub>  |
| D | Set User Margin Level                                                                                                 | t <sub>MLOADU</sub>  | —                | —                    | 415              | t <sub>cyc</sub>  |
| C | FLASH Program/erase endurance T <sub>L</sub> to T <sub>H</sub> = -40 °C to 105 °C                                     | n <sub>FLPE</sub>    | 10 k             | 100 k                | —                | Cycles            |
| C | Data retention at an average junction temperature of T <sub>Javg</sub> = 85°C after up to 10,000 program/erase cycles | t <sub>D_ret</sub>   | 15               | 100                  | —                | years             |

1. Minimum times are based on maximum f<sub>NVMOP</sub> and maximum f<sub>NVMBUS</sub>
2. Typical times are based on typical f<sub>NVMOP</sub> and maximum f<sub>NVMBUS</sub>
3. Maximum times are based on typical f<sub>NVMOP</sub> and typical f<sub>NVMBUS</sub> plus aging
4. t<sub>cyc</sub> = 1 / f<sub>NVMBUS</sub>

Program and erase operations do not require any special power sources other than the normal V<sub>DD</sub> supply. For more detailed information about program/erase operations, see the Flash Memory Module section in the reference manual.

## 6.4 Analog

### 6.4.1 ADC characteristics

**Table 14. 5 V 12-bit ADC operating conditions**

| Characteristic      | Conditions                                                              | Symbol            | Min                 | Typ <sup>1</sup> | Max                 | Unit | Comment |
|---------------------|-------------------------------------------------------------------------|-------------------|---------------------|------------------|---------------------|------|---------|
| Reference potential | <ul style="list-style-type: none"> <li>• Low</li> <li>• High</li> </ul> | V <sub>REFL</sub> | V <sub>SSA</sub>    | —                | V <sub>DDA</sub> /2 | V    | —       |
|                     |                                                                         | V <sub>REFH</sub> | V <sub>DDA</sub> /2 | —                | V <sub>DDA</sub>    |      |         |

Table continues on the next page...

**Table 15. 12-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )**


| Characteristic                                        | Conditions                | C | Symbol      | Min  | Typ <sup>1</sup> | Max | Unit             |
|-------------------------------------------------------|---------------------------|---|-------------|------|------------------|-----|------------------|
| Supply current<br>ADLPC = 1<br>ADLSMP = 1<br>ADCO = 1 |                           | T | $I_{DDA}$   | —    | 133              | —   | $\mu A$          |
| Supply current<br>ADLPC = 1<br>ADLSMP = 0<br>ADCO = 1 |                           | T | $I_{DDA}$   | —    | 218              | —   | $\mu A$          |
| Supply current<br>ADLPC = 0<br>ADLSMP = 1<br>ADCO = 1 |                           | T | $I_{DDA}$   | —    | 327              | —   | $\mu A$          |
| Supply current<br>ADLPC = 0<br>ADLSMP = 0<br>ADCO = 1 |                           | T | $I_{DDA}$   | —    | 582              | 990 | $\mu A$          |
| Supply current                                        | Stop, reset, module off   | T | $I_{DDA}$   | —    | 0.011            | 1   | $\mu A$          |
| ADC asynchronous clock source                         | High speed (ADLPC = 0)    | P | $f_{ADACK}$ | 2    | 3.3              | 5   | MHz              |
|                                                       | Low power (ADLPC = 1)     |   |             | 1.25 | 2                | 3.3 |                  |
| Conversion time (including sample time)               | Short sample (ADLSMP = 0) | T | $t_{ADC}$   | —    | 20               | —   | ADCK cycles      |
|                                                       | Long sample (ADLSMP = 1)  |   |             | —    | 40               | —   |                  |
| Sample time                                           | Short sample (ADLSMP = 0) | T | $t_{ADS}$   | —    | 3.5              | —   | ADCK cycles      |
|                                                       | Long sample (ADLSMP = 1)  |   |             | —    | 23.5             | —   |                  |
| Total unadjusted Error <sup>2</sup>                   | 12-bit mode               | C | $E_{TUE}$   | —    | $\pm 5.0$        | —   | LSB <sup>3</sup> |
|                                                       | 10-bit mode               | C |             | —    | $\pm 1.5$        | —   |                  |
|                                                       | 8-bit mode                | C |             | —    | $\pm 0.8$        | —   |                  |
| Differential Non-Linearity                            | 12-bit mode               | C | DNL         | —    | $\pm 1.5$        | —   | LSB <sup>3</sup> |
|                                                       | 10-bit mode               | C |             | —    | $\pm 0.4$        | —   |                  |
|                                                       | 8-bit mode                | C |             | —    | $\pm 0.15$       | —   |                  |
| Integral Non-Linearity                                | 12-bit mode               | C | INL         | —    | $\pm 1.5$        | —   | LSB <sup>3</sup> |
|                                                       | 10-bit mode               | C |             | —    | $\pm 0.4$        | —   |                  |
|                                                       | 8-bit mode                | C |             | —    | $\pm 0.15$       | —   |                  |
| Zero-scale error <sup>4</sup>                         | 12-bit mode               | C | $E_{ZS}$    | —    | $\pm 1.0$        | —   | LSB <sup>3</sup> |
|                                                       | 10-bit mode               | C |             | —    | $\pm 0.2$        | —   |                  |

Table continues on the next page...

chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$ , unless noted, and 25 pF load on all SPI pins. All timing assumes slew rate control is disabled and high-drive strength is enabled for SPI output pins.

**Table 17. SPI master mode timing**


| Nu m. | Symbol       | Description                    | Min.               | Max.                  | Unit        | Comment                    |
|-------|--------------|--------------------------------|--------------------|-----------------------|-------------|----------------------------|
| 1     | $f_{op}$     | Frequency of operation         | $f_{Bus}/2048$     | $f_{Bus}/2$           | Hz          | $f_{Bus}$ is the bus clock |
| 2     | $t_{SPSCK}$  | SPSCK period                   | $2 \times t_{Bus}$ | $2048 \times t_{Bus}$ | ns          | $t_{Bus} = 1/f_{Bus}$      |
| 3     | $t_{Lead}$   | Enable lead time               | 1/2                | —                     | $t_{SPSCK}$ | —                          |
| 4     | $t_{Lag}$    | Enable lag time                | 1/2                | —                     | $t_{SPSCK}$ | —                          |
| 5     | $t_{WSPSCK}$ | Clock (SPSCK) high or low time | $t_{Bus} - 30$     | $1024 \times t_{Bus}$ | ns          | —                          |
| 6     | $t_{SU}$     | Data setup time (inputs)       | 8                  | —                     | ns          | —                          |
| 7     | $t_{HI}$     | Data hold time (inputs)        | 8                  | —                     | ns          | —                          |
| 8     | $t_v$        | Data valid (after SPSCK edge)  | —                  | 25                    | ns          | —                          |
| 9     | $t_{HO}$     | Data hold time (outputs)       | 20                 | —                     | ns          | —                          |
| 10    | $t_{RI}$     | Rise time input                | —                  | $t_{Bus} - 25$        | ns          | —                          |
|       | $t_{FI}$     | Fall time input                | —                  | —                     | —           | —                          |
| 11    | $t_{RO}$     | Rise time output               | —                  | 25                    | ns          | —                          |
|       | $t_{FO}$     | Fall time output               | —                  | —                     | —           | —                          |



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

**Figure 17. SPI master mode timing (CPHA=0)**




1.If configured as output

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

**Figure 18. SPI master mode timing (CPHA=1)**


**Table 18. SPI slave mode timing**

| Nu m. | Symbol        | Description                     | Min.               | Max.           | Unit      | Comment                                                                   |
|-------|---------------|---------------------------------|--------------------|----------------|-----------|---------------------------------------------------------------------------|
| 1     | $f_{op}$      | Frequency of operation          | 0                  | $f_{Bus}/4$    | Hz        | $f_{Bus}$ is the bus clock as defined in <a href="#">Control timing</a> . |
| 2     | $t_{SPSCCK}$  | SPSCCK period                   | $4 \times t_{Bus}$ | —              | ns        | $t_{Bus} = 1/f_{Bus}$                                                     |
| 3     | $t_{Lead}$    | Enable lead time                | 1                  | —              | $t_{Bus}$ | —                                                                         |
| 4     | $t_{Lag}$     | Enable lag time                 | 1                  | —              | $t_{Bus}$ | —                                                                         |
| 5     | $t_{WSPSCCK}$ | Clock (SPSCCK) high or low time | $t_{Bus} - 30$     | —              | ns        | —                                                                         |
| 6     | $t_{SU}$      | Data setup time (inputs)        | 15                 | —              | ns        | —                                                                         |
| 7     | $t_{HI}$      | Data hold time (inputs)         | 25                 | —              | ns        | —                                                                         |
| 8     | $t_a$         | Slave access time               | —                  | $t_{Bus}$      | ns        | Time to data active from high-impedance state                             |
| 9     | $t_{dis}$     | Slave MISO disable time         | —                  | $t_{Bus}$      | ns        | Hold time to high-impedance state                                         |
| 10    | $t_v$         | Data valid (after SPSCCK edge)  | —                  | 25             | ns        | —                                                                         |
| 11    | $t_{HO}$      | Data hold time (outputs)        | 0                  | —              | ns        | —                                                                         |
| 12    | $t_{RI}$      | Rise time input                 | —                  | $t_{Bus} - 25$ | ns        | —                                                                         |
|       | $t_{FI}$      | Fall time input                 |                    |                |           |                                                                           |
| 13    | $t_{RO}$      | Rise time output                | —                  | 25             | ns        | —                                                                         |
|       | $t_{FO}$      | Fall time output                |                    |                |           |                                                                           |



NOTE: Not defined

Figure 19. SPI slave mode timing (CPHA = 0)



NOTE: Not defined

Figure 20. SPI slave mode timing (CPHA=1)

## 6.5.2 MSCAN

Table 19. MSCAN wake-up pulse characteristics

| Parameter                            | Symbol    | Min | Typ | Max | Unit    |
|--------------------------------------|-----------|-----|-----|-----|---------|
| MSCAN wakeup dominant pulse filtered | $t_{WUP}$ | -   | -   | 1.5 | $\mu s$ |
| MSCAN wakeup dominant pulse pass     | $t_{WUP}$ | 5   | -   | -   | $\mu s$ |

## 7 Dimensions

### 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to [nxp.com](http://nxp.com) and perform a keyword search for the drawing's document number:

| If you want the drawing for this package | Then use this document number |
|------------------------------------------|-------------------------------|
| 32-pin QFN                               | 98ASA00473D                   |
| 44-pin LQFP                              | 98ASS23225W                   |
| 64-pin QFP                               | 98ASB42844B                   |
| 64-pin LQFP                              | 98ASS23234W                   |
| 80-pin LQFP                              | 98ASS23237W                   |

## 8 Pinout

### 8.1 Signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

#### NOTE

VSS and VSSA are internally connected.


VREFH and VDDA are internally connected in 64-pin packages.

PTB4, PTB5, PTD0, PTD1, PTE0, PTE1, PTH0, and PTH1 are high-current drive pins when operated as output.

PTA2 and PTA3 are true open-drain pins when operated as output.

## Pinout

| 80 LQFP | 64 LQFP /QFP | 44 LQFP | Pin Name     | Default      | ALT0 | ALT1     | ALT2      | ALT3      | ALT4      | ALT5    | ALT6  | ALT7 |
|---------|--------------|---------|--------------|--------------|------|----------|-----------|-----------|-----------|---------|-------|------|
| 1       | 1            | 1       | PTD1         | DISABLED     | PTD1 | KBI0_P25 | FTM2_CH3  | SPI1_MOSI |           |         |       |      |
| 2       | 2            | 2       | PTD0         | DISABLED     | PTD0 | KBI0_P24 | FTM2_CH2  | SPI1_SCK  |           |         |       |      |
| 3       | 3            | —       | PTH7         | DISABLED     | PTH7 | KBI1_P31 | PWT_IN1   |           |           |         |       |      |
| 4       | 4            | —       | PTH6         | DISABLED     | PTH6 | KBI1_P30 |           |           |           |         |       |      |
| 5       | —            | —       | PTH5         | DISABLED     | PTH5 | KBI1_P29 |           |           |           |         |       |      |
| 6       | 5            | 3       | PTE7         | DISABLED     | PTE7 | KBI1_P7  | TCLK2     |           | FTM1_CH1  | CAN0_TX |       |      |
| 7       | 6            | 4       | PTH2         | DISABLED     | PTH2 | KBI1_P26 | BUSOUT    |           | FTM1_CH0  | CAN0_RX |       |      |
| 8       | 7            | 5       | VDD          | VDD          |      |          |           |           |           |         | VDD   |      |
| 9       | 8            | 6       | VDDA         | VDDA         |      |          |           |           |           | VREFH   | VDDA  |      |
| 10      | —            | —       | VREFH        | VREFH        |      |          |           |           |           |         | VREFH |      |
| 11      | 9            | 7       | VREFL        | VREFL        |      |          |           |           |           |         | VREFL |      |
| 12      | 10           | 8       | VSS/<br>VSSA | VSS/<br>VSSA |      |          |           |           |           | VSSA    | VSS   |      |
| 13      | 11           | 9       | PTB7         | EXTAL        | PTB7 | KBI0_P15 | I2C0_SCL  |           |           |         | EXTAL |      |
| 14      | 12           | 10      | PTB6         | XTAL         | PTB6 | KBI0_P14 | I2C0_SDA  |           |           |         | XTAL  |      |
| 15      | 13           | 11      | PTI4         | DISABLED     | PTI4 |          | IRQ       |           |           |         |       |      |
| 16      | —            | —       | PTI1         | DISABLED     | PTI1 |          | IRQ       | UART2_TX  |           |         |       |      |
| 17      | —            | —       | PTI0         | DISABLED     | PTI0 |          | IRQ       | UART2_RX  |           |         |       |      |
| 18      | 14           | —       | PTH1         | DISABLED     | PTH1 | KBI1_P25 | FTM2_CH1  |           |           |         |       |      |
| 19      | 15           | —       | PTH0         | DISABLED     | PTH0 | KBI1_P24 | FTM2_CH0  |           |           |         |       |      |
| 20      | 16           | —       | PTE6         | DISABLED     | PTE6 | KBI1_P6  |           |           |           |         |       |      |
| 21      | 17           | —       | PTE5         | DISABLED     | PTE5 | KBI1_P5  |           |           |           |         |       |      |
| 22      | 18           | 12      | PTB5         | DISABLED     | PTB5 | KBI0_P13 | FTM2_CH5  | SPI0_PCS  | ACMP1_OUT |         |       |      |
| 23      | 19           | 13      | PTB4         | NMI_b        | PTB4 | KBI0_P12 | FTM2_CH4  | SPI0_MISO | ACMP1_IN2 | NMI_b   |       |      |
| 24      | 20           | 14      | PTC3         | ADC0_SE11    | PTC3 | KBI0_P19 | FTM2_CH3  |           | ADC0_SE11 |         |       |      |
| 25      | 21           | 15      | PTC2         | ADC0_SE10    | PTC2 | KBI0_P18 | FTM2_CH2  |           | ADC0_SE10 |         |       |      |
| 26      | 22           | 16      | PTD7         | DISABLED     | PTD7 | KBI0_P31 | UART2_TX  |           |           |         |       |      |
| 27      | 23           | 17      | PTD6         | DISABLED     | PTD6 | KBI0_P30 | UART2_RX  |           |           |         |       |      |
| 28      | 24           | 18      | PTD5         | DISABLED     | PTD5 | KBI0_P29 | PWT_IN0   |           |           |         |       |      |
| 29      | —            | —       | PTI6         | DISABLED     | PTI6 | IRQ      |           |           |           |         |       |      |
| 30      | —            | —       | PTI5         | DISABLED     | PTI5 | IRQ      |           |           |           |         |       |      |
| 31      | 25           | 19      | PTC1         | ADC0_SE9     | PTC1 | KBI0_P17 | FTM2_CH1  |           | ADC0_SE9  |         |       |      |
| 32      | 26           | 20      | PTC0         | ADC0_SE8     | PTC0 | KBI0_P16 | FTM2_CH0  |           | ADC0_SE8  |         |       |      |
| 33      | —            | —       | PTH4         | DISABLED     | PTH4 | KBI1_P28 | I2C1_SCL  |           |           |         |       |      |
| 34      | —            | —       | PTH3         | DISABLED     | PTH3 | KBI1_P27 | I2C1_SDA  |           |           |         |       |      |
| 35      | 27           | —       | PTF7         | ADC0_SE15    | PTF7 | KBI1_P15 |           |           | ADC0_SE15 |         |       |      |
| 36      | 28           | —       | PTF6         | ADC0_SE14    | PTF6 | KBI1_P14 |           |           | ADC0_SE14 |         |       |      |
| 37      | 29           | —       | PTF5         | ADC0_SE13    | PTF5 | KBI1_P13 |           |           | ADC0_SE13 |         |       |      |
| 38      | 30           | —       | PTF4         | ADC0_SE12    | PTF4 | KBI1_P12 |           |           | ADC0_SE12 |         |       |      |
| 39      | 31           | 21      | PTB3         | ADC0_SE7     | PTB3 | KBI0_P11 | SPI0_MOSI | FTM0_CH1  | ADC0_SE7  |         |       |      |
| 40      | 32           | 22      | PTB2         | ADC0_SE6     | PTB2 | KBI0_P10 | SPI0_SCK  | FTM0_CH0  | ADC0_SE6  |         |       |      |



**Figure 22. 64-pin QFP/LQFP packages**




Figure 23. 44-pin LQFP package

## 9 Revision history

The following table provides a revision history for this document.

Table 20. Revision history

| Rev. No. | Date    | Substantial Changes                                                                                                                                                                                                      |
|----------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1        | 12/2013 | Initial NDA release.                                                                                                                                                                                                     |
| 2        | 3/2014  | Initial public release.                                                                                                                                                                                                  |
| 3        | 5/2014  | <ul style="list-style-type: none"> <li>Updated the Max. of <math>SI_{DD}</math>.</li> <li>Updated footnote to the <math>V_{OH}</math>.</li> <li>Corrected Unit in the FTM input timing table.</li> </ul>                 |
| 4        | 07/2016 | <ul style="list-style-type: none"> <li>Added a new section of <a href="#">Thermal operating requirements</a>.</li> <li>Corrected pinout diagram for 44-pin LQFP in the <a href="#">Device pin assignment</a>.</li> </ul> |