



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, IrDA, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	24
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.98V ~ 3.8V
Data Converters	A/D 4x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VQFN Exposed Pad
Supplier Device Package	32-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32g200f32-qfn32t

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	5.4 EFM32G232 (TQFP64). 5.4.1 Pinout 5.4.1 Pinout 5.4.2 Alternate Functionality Pinout 5.4.2 Alternate Functionality Pinout 6.4.2 Alternate Functionality Pinout 6.4.4 Alternate Functionality Pinout	.98 .98 101
	5.4.3 GPIO Pinout Overview 1 5.5 EFM32G280 (LQFP100) 1 5.5.1 Pinout 1 5.5.2 Alternate Functionality Pinout 1 5.5.3 GPIO Pinout Overview 1	03 04 04 09 13
	5.6 EFM32G290 (BGA112). . <td> 14 14 19 23</td>	14 14 19 23
	5.7 EFM32G840 (QFN64)	24 24 27
	5.8 EFM32G842 (TQFP64). 1 5.8.1 Pinout 1 5.8.2 Alternate Functionality Pinout 1 5.8.3 GPIO Pinout Overview 1	32 32 35 39
	5.9 EFM32G880 (LQFP100)	40 40 46
	5.10 EFM32G890 (BGA112)	53 53 59 65
6.	BGA112 Package Specifications	66
	6.1 BGA112 Package Dimensions	66
	6.2 BGA112 PCB Layout	67
	6.3 BGA112 Package Marking	69
7.	LQFP100 Package Specifications	70
	7.1 LQFP100 Package Dimensions	70
	7.2 LQFP100 PCB Layout	172 174
0		75
υ.	8 1 TQFP64 Package Dimensions	175
	8.2 TQFP64 PCB Layout	177
	8.3 TQFP64 Package Marking	179
9.	TQFP48 Package Specifications	80
	9.1 TQFP48 Package Dimensions	80

3.1.4 Direct Memory Access Controller (DMA)

The Direct Memory Access (DMA) controller performs memory operations independently of the CPU. This has the benefit of reducing the energy consumption and the workload of the CPU, and enables the system to stay in low energy modes when moving for instance data from the USART to RAM or from the External Bus Interface to a PWM-generating timer. The DMA controller uses the PL230 µDMA controller licensed from ARM.

3.1.5 Reset Management Unit (RMU)

The RMU is responsible for handling the reset functionality of the EFM32G.

3.1.6 Energy Management Unit (EMU)

The Energy Management Unit (EMU) manage all the low energy modes (EM) in EFM32G microcontrollers. Each energy mode manages if the CPU and the various peripherals are available. The EMU can also be used to turn off the power to unused SRAM blocks.

3.1.7 Clock Management Unit (CMU)

The Clock Management Unit (CMU) is responsible for controlling the oscillators and clocks on-board the EFM32G. The CMU provides the capability to turn on and off the clock on an individual basis to all peripheral modules in addition to enable/disable and configure the available oscillators. The high degree of flexibility enables software to minimize energy consumption in any specific application by not wasting power on peripherals and oscillators that are inactive.

3.1.8 Watchdog (WDOG)

The purpose of the watchdog timer is to generate a reset in case of a system failure, to increase application reliability. The failure may e.g. be caused by an external event, such as an ESD pulse, or by a software failure.

3.1.9 Peripheral Reflex System (PRS)

The Peripheral Reflex System (PRS) system is a network which lets the different peripheral module communicate directly with each other without involving the CPU. Peripheral modules which send out Reflex signals are called producers. The PRS routes these reflex signals to consumer peripherals which apply actions depending on the data received. The format for the Reflex signals is not given, but edge triggers and other functionality can be applied by the PRS.

3.1.10 External Bus Interface (EBI)

The External Bus Interface provides access to external parallel interface devices such as SRAM, FLASH, ADCs and LCDs. The interface is memory mapped into the address bus of the Cortex-M3. This enables seamless access from software without manually manipulating the IO settings each time a read or write is performed. The data and address lines are multiplexed in order to reduce the number of pins required to interface the external devices. The timing is adjustable to meet specifications of the external devices. The interface is limited to asynchronous devices.

3.1.11 Inter-Integrated Circuit Interface (I2C)

The I²C module provides an interface between the MCU and a serial I²C-bus. It is capable of acting as both a master and a slave, and supports multi-master buses. Both standard-mode, fast-mode and fastmode plus speeds are supported, allowing transmission rates all the way from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also provided to allow implementation of an SMBus compliant system. The interface provided to software by the I²C module, allows both fine-grained control of the transmission process and close to automatic transfers. Automatic recognition of slave addresses is provided in all energy modes.

3.1.12 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous Asynchronous serial Receiver and Transmitter (USART) is a very flexible serial I/O module. It supports full duplex asynchronous UART communication as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with ISO7816 Smart-Cards, and IrDA devices.

3.1.13 Pre-Programmed USB/UART Bootloader

The bootloader presented in application note AN0003 is pre-programmed in the device at factory. Autobaud and destructive write are supported. The autobaud feature, interface and commands are described further in the application note.

3.2 Configuration Summary

3.2.1 EFM32G200

The features of the EFM32G200 is a subset of the feature set described in the EFM32G Reference Manual. The following table describes device specific implementation of the features.

Table 3.1. EFM32G200 (Configuration Summary
------------------------	-----------------------

Module	Configuration	Pin Connections
Cortex-M3	Full configuration	NA
DBG	Full configuration	DBG_SWCLK, DBG_SWDIO, DBG_SWO
MSC	Full configuration	NA
DMA	Full configuration	NA
RMU	Full configuration	NA
EMU	Full configuration	NA
CMU	Full configuration	CMU_OUT0, CMU_OUT1
WDOG	Full configuration	NA
PRS	Full configuration	NA
12C0	Full configuration	12C0_SDA, 12C0_SCL
USART0	Full configuration with IrDA	US0_TX, US0_RX. US0_CLK, US0_CS
USART1	Full configuration	US1_TX, US1_RX, US1_CLK, US1_CS
LEUART0	Full configuration	LEU0_TX, LEU0_RX
TIMER0	Full configuration with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
RTC	Full configuration	NA
LETIMER0	Full configuration	LET0_O[1:0]
PCNT0	Full configuration, 8-bit count register	PCNT0_S[1:0]
ACMP0	Full configuration	ACMP0_CH[1:0], ACMP0_O
ACMP1	Full configuration	ACMP1_CH[7:5], ACMP1_O
VCMP	Full configuration	NA
ADC0	Full configuration	ADC0_CH[7:4]
DAC0	Full configuration	DAC0_OUT[0]
GPIO	24 pins	Available pins are shown in Table 4.3 (p. 57)

3.2.6 EFM32G280

The features of the EFM32G280 is a subset of the feature set described in the EFM32G Reference Manual. The following table describes device specific implementation of the features.

Module	Configuration	Pin Connections
Cortex-M3	Full configuration	NA
DBG	Full configuration	DBG_SWCLK, DBG_SWDIO, DBG_SWO
MSC	Full configuration	NA
DMA	Full configuration	NA
RMU	Full configuration	NA
EMU	Full configuration	NA
СМИ	Full configuration	CMU_OUT0, CMU_OUT1
WDOG	Full configuration	NA
PRS	Full configuration	NA
EBI	Full configuration	EBI_ARDY, EBI_ALE, EBI_WEn, EBI_REn, EBI_CS[3:0], EBI_AD[15:0]
12C0	Full configuration	12C0_SDA, 12C0_SCL
USART0	Full configuration with IrDA	US0_TX, US0_RX. US0_CLK, US0_CS
USART1	Full configuration	US1_TX, US1_RX, US1_CLK, US1_CS
USART2	Full configuration	US2_TX, US2_RX, US2_CLK, US2_CS
UART0	Full configuration	U0_TX, U0_RX
LEUART0	Full configuration	LEU0_TX, LEU0_RX
LEUART1	Full configuration	LEU1_TX, LEU1_RX
TIMER0	Full configuration with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
TIMER2	Full configuration	TIM2_CC[2:0]
RTC	Full configuration	NA
LETIMER0	Full configuration	LET0_O[1:0]
PCNT0	Full configuration, 8-bit count register	PCNT0_S[1:0]
PCNT1	Full configuration, 8-bit count register	PCNT1_S[1:0]
PCNT2	Full configuration, 8-bit count register	PCNT2_S[1:0]
ACMP0	Full configuration	ACMP0_CH[7:0], ACMP0_O
ACMP1	Full configuration	ACMP1_CH[7:0], ACMP1_O
VCMP	Full configuration	NA
ADC0	Full configuration	ADC0_CH[7:0]
DAC0	Full configuration	DAC0_OUT[1:0]
AES	Full configuration	NA
GPIO	86 pins	Available pins are shown in Table 4.3 (p. 57)

Table 3.6. EFM32G280 Configuration Summary

3.2.8 EFM32G840

The features of the EFM32G840 is a subset of the feature set described in the EFM32G Reference Manual. The following table describes device specific implementation of the features.

Table 3.8.	EFM32G840	Configuration	Summary
------------	-----------	---------------	---------

Module	Configuration	Pin Connections
Cortex-M3	Full configuration	NA
DBG	Full configuration	DBG_SWCLK, DBG_SWDIO, DBG_SWO
MSC	Full configuration	NA
DMA	Full configuration	NA
RMU	Full configuration	NA
EMU	Full configuration	NA
СМU	Full configuration	CMU_OUT0, CMU_OUT1
WDOG	Full configuration	NA
PRS	Full configuration	NA
12C0	Full configuration	12C0_SDA, 12C0_SCL
USART0	Full configuration with IrDA	US0_TX, US0_RX. US0_CLK, US0_CS
USART1	Full configuration	US1_TX, US1_RX, US1_CLK, US1_CS
USART2	Full configuration	US2_TX, US2_RX, US2_CLK, US2_CS
LEUART0	Full configuration	LEU0_TX, LEU0_RX
LEUART1	Full configuration	LEU1_TX, LEU1_RX
TIMER0	Full configuration with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
TIMER2	Full configuration	TIM2_CC[2:0]
RTC	Full configuration	NA
LETIMER0	Full configuration	LET0_O[1:0]
PCNT0	Full configuration, 8-bit count register	PCNT0_S[1:0]
PCNT1	Full configuration, 8-bit count register	PCNT1_S[1:0]
PCNT2	Full configuration, 8-bit count register	PCNT2_S[1:0]
ACMP0	Full configuration	ACMP0_CH[7:4], ACMP0_O
ACMP1	Full configuration	ACMP1_CH[7:4], ACMP1_O
VCMP	Full configuration	NA
ADC0	Full configuration	ADC0_CH[7:0]
DAC0	Full configuration	DAC0_OUT[1:0]
AES	Full configuration	NA
GPIO	56 pins	Available pins are shown in Table 4.3 (p. 57)
LCD	Full configuration	LCD_SEG[23:0], LCD_COM[3:0], LCD_BCAP_P, LCD_BCAP_N, LCD_BEXT

4.6 Power Management

The EFM32G requires the AVDD_x, VDD_DREG and IOVDD_x pins to be connected together (with optional filter) at the PCB level. For practical schematic recommendations, please see the application note, "AN0002 EFM32 Hardware Design Considerations".

Table 4.5. Power Management

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
BOD threshold on falling external sup-	V _{BODextthr} -	EM0	1.74	—	1.96	V
piy voitage		EM1	1.74	—	1.96	V
		EM2	1.74	—	1.96	V
BOD threshold on rising external supply voltage	V _{BODextthr+}	EM0	_	1.85	—	V
Power-on Reset (POR) threshold on rising external supply voltage	V _{PORthr+}		_	—	1.98	V
Delay from reset is released until pro- gram execution starts	t _{RESETdly}	Applies to Power-on Re- set, Brown-out Reset and pin reset.	_	163	_	μs
negative pulse length to ensure com- plete reset of device	t _{RESET}		50	—	—	ns
Voltage regulator decoupling capaci- tor.	C _{DECOUPLE}	X5R capacitor recom- mended. Apply between DECOUPLE pin and GROUND		1		μF



Figure 4.17. Typical High-Level Output Current, 3V Supply Voltage



Figure 4.19. Typical High-Level Output Current, 3.8V Supply Voltage



Figure 4.34. ACMP Characteristics, VDD = 3V, Temp = 25°C, FULLBIAS = 0, HALFBIAS = 1

Table 4.18. LCD

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Frame rate	f _{LCDFR}		30	_	200	Hz
Number of segments supported	NUM _{SEG}		—	4×40	_	seg
LCD supply voltage range	V _{LCD}	Internal boost circuit enabled	2.0	_	3.8	V
		Display disconnected, static mode, framerate 32 Hz, all segments on.		250		nA
Steady state current consumption.	I _{LCD}	Display disconnected, quadruplex mode, framerate 32 Hz, all seg- ments on, bias mode to ONE- THIRD in LCD_DISPCTRL regis- ter.		550		nA
Steady state Current contribution		Internal voltage boost off	—	0	—	μA
of internal boost.	ILCDBOOST	Internal voltage boost on, boosting from 2.2 V to 3.0 V.	_	8.4	_	μA
	V _{BOOST}	VBLEV of LCD_DISPCTRL regis- ter to LEVEL0	—	3.0	_	V
		VBLEV of LCD_DISPCTRL regis- ter to LEVEL1	_	3.08	_	V
		VBLEV of LCD_DISPCTRL regis- ter to LEVEL2	_	3.17	_	V
Report Voltage		VBLEV of LCD_DISPCTRL regis- ter to LEVEL3	_	3.26	_	V
Boost voltage		VBLEV of LCD_DISPCTRL regis- ter to LEVEL4	_	3.34	_	V
		VBLEV of LCD_DISPCTRL regis- ter to LEVEL5	_	3.43	_	V
		VBLEV of LCD_DISPCTRL regis- ter to LEVEL6	_	3.52		V
		VBLEV of LCD_DISPCTRL regis- ter to LEVEL7		3.6		V

The total LCD current is given by the following equation. $I_{LCDBOOST}$ is zero if internal boost is off.

 $I_{LCDTOTAL} = I_{LCD} + I_{LCDBOOST}$

QFN32 P	Pin# and Name		Pin Alternate Functionality / Description			
Pin #	Pin Name	Analog Timers		Communication	Other	
31	PE12		TIM1_CC2 #1	US0_CLK #0		
32	PE13			US0_CS #0	ACMP0_O #0	

TQFP48 Pin# and Name		Pin Alternate Functionality / Description						
Pin #	Pin Name	Analog	Timers	Communication	Other			
6	PC0	ACMP0_CH0	PCNT0_S0IN #2	US1_TX #0				
7	PC1	ACMP0_CH1	PCNT0_S1IN #2	US1_RX #0				
8	PC2	ACMP0_CH2						
9	PC3	ACMP0_CH3						
10	PC4	ACMP0_CH4	LETIM0_OUT0 #3 PCNT1_S0IN #0					
11	PB7	LFXTAL_P		US1_CLK #0				
12	PB8	LFXTAL_N		US1_CS #0				
13	PA8		TIM2_CC0 #0					
14	PA9		TIM2_CC1 #0					
15	PA10		TIM2_CC2 #0					
16	RESETn	Reset input, ac during reset, a	tive low.To apply an external re nd let the internal pull-up ensure	set source to this pin, it is requi that reset is released.	red to only drive this pin low			
17	PB11	DAC0_OUT0	LETIM0_OUT0 #1					
18	VSS	Ground.						
19	AVDD_1	Analog power	supply 1.					
20	PB13	HFXTAL_P		LEU0_TX #1				
21	PB14	HFXTAL_N		LEU0_RX #1				
22	IOVDD_3	Digital IO powe	ver supply 3.					
23	AVDD_0	Analog power	supply 0.					
24	PD4	ADC0_CH4		LEU0_TX #0				
25	PD5	ADC0_CH5		LEU0_RX #0				
26	PD6	ADC0_CH6	LETIM0_OUT0 #0	I2C0_SDA #1				
27	PD7	ADC0_CH7	LETIM0_OUT1 #0	I2C0_SCL #1				
28	VDD_DREG	Power supply f	or on-chip voltage regulator.					
29	DECOUPLE	Decouple outp pin.	ut for on-chip voltage regulator.	An external capacitance of size	C _{DECOUPLE} is required at this			
30	PC8	ACMP1_CH0	TIM2_CC0 #2	US0_CS #2				
31	PC9	ACMP1_CH1	TIM2_CC1 #2	US0_CLK #2				
32	PC10	ACMP1_CH2	TIM2_CC2 #2	US0_RX #2				
33	PC11	ACMP1_CH3		US0_TX #2				
34	PC13	ACMP1_CH5	TIM0_CDTI0 #1/3 TIM1_CC0 #0 PCNT0_S0IN #0					
35	PC14	ACMP1_CH6	TIM0_CDTI1 #1/3 TIM1_CC1 #0 PCNT0_S1IN #0					
36	PC15	ACMP1_CH7	TIM0_CDTI2 #1/3 TIM1_CC2 #0		DBG_SWO #1			
37	PF0		LETIM0_OUT0 #2		DBG_SWCLK #0/1			

5.3.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Alternate	LOCATION				
Functionality	0	1	2	3	Description
ACMP0_CH0	PC0				Analog comparator ACMP0, channel 0.
ACMP0_CH1	PC1				Analog comparator ACMP0, channel 1.
ACMP0_CH2	PC2				Analog comparator ACMP0, channel 2.
ACMP0_CH3	PC3				Analog comparator ACMP0, channel 3.
ACMP0_CH4	PC4				Analog comparator ACMP0, channel 4.
ACMP0_CH5	PC5				Analog comparator ACMP0, channel 5.
ACMP0_CH6	PC6				Analog comparator ACMP0, channel 6.
ACMP0_CH7	PC7				Analog comparator ACMP0, channel 7.
ACMP0_O	PE13				Analog comparator ACMP0, digital output.
ACMP1_CH0	PC8				Analog comparator ACMP1, channel 0.
ACMP1_CH1	PC9				Analog comparator ACMP2, channel 1.
ACMP1_CH2	PC10				Analog comparator ACMP3, channel 2.
ACMP1_CH3	PC11				Analog comparator ACMP4, channel 3.
ACMP1_CH4	PC12				Analog comparator ACMP1, channel 4.
ACMP1_CH5	PC13				Analog comparator ACMP1, channel 5.
ACMP1_CH6	PC14				Analog comparator ACMP1, channel 6.
ACMP1_CH7	PC15				Analog comparator ACMP1, channel 7.
ACMP1_O	PF2				Analog comparator ACMP1, digital output.
ADC0_CH0	PD0				Analog to digital converter ADC0, input channel number 0.
ADC0_CH1	PD1				Analog to digital converter ADC0, input channel number 1.
ADC0_CH2	PD2				Analog to digital converter ADC0, input channel number 2.
ADC0_CH3	PD3				Analog to digital converter ADC0, input channel number 3.
ADC0_CH4	PD4				Analog to digital converter ADC0, input channel number 4.
ADC0_CH5	PD5				Analog to digital converter ADC0, input channel number 5.
ADC0_CH6	PD6				Analog to digital converter ADC0, input channel number 6.
ADC0_CH7	PD7				Analog to digital converter ADC0, input channel number 7.
BOOT_RX	PE11				Bootloader RX.
BOOT_TX	PE10				Bootloader TX.
CMU_CLK0	PA2	PC12			Clock Management Unit, clock output number 0.
CMU CLK1	PA1	PD8			Clock Management Unit, clock output number 1.

Table 5.8. Alternate functionality overview

5.8 EFM32G842 (TQFP64)

5.8.1 Pinout

The EFM32G842 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.



Figure 5.8. EFM32G842 Pinout (top view, not to scale)

Table 5.22. Device Pinout

TQFP64 Pin# and Name		Pin Alternate Functionality / Description								
Pin #	Pin Name	Analog	Timers	Communication	Other					
1	PA0	LCD_SEG13	TIM0_CC0 #0/1	I2C0_SDA #0						
2	PA1	LCD_SEG14	TIM0_CC1 #0/1	I2C0_SCL #0	CMU_CLK1 #0					
3	PA2	LCD_SEG15	TIM0_CC2 #0/1		CMU_CLK0 #0					
4	PA3	LCD_SEG16	TIM0_CDTI0 #0							
5	PA4	LCD_SEG17	TIM0_CDTI1 #0							

5.8.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Alternate					LOCATION
Functionality	0	1	2	3	Description
ACMP0_CH4	PC4				Analog comparator ACMP0, channel 4.
ACMP0_CH5	PC5				Analog comparator ACMP0, channel 5.
ACMP0_CH6	PC6				Analog comparator ACMP0, channel 6.
ACMP0_CH7	PC7				Analog comparator ACMP0, channel 7.
ACMP0_O	PE13				Analog comparator ACMP0, digital output.
ACMP1_CH4	PC12				Analog comparator ACMP1, channel 4.
ACMP1_CH5	PC13				Analog comparator ACMP1, channel 5.
ACMP1_CH6	PC14				Analog comparator ACMP1, channel 6.
ACMP1_CH7	PC15				Analog comparator ACMP1, channel 7.
ACMP1_O	PF2				Analog comparator ACMP1, digital output.
ADC0_CH0	PD0				Analog to digital converter ADC0, input channel number 0.
ADC0_CH1	PD1				Analog to digital converter ADC0, input channel number 1.
ADC0_CH2	PD2				Analog to digital converter ADC0, input channel number 2.
ADC0_CH3	PD3				Analog to digital converter ADC0, input channel number 3.
ADC0_CH4	PD4				Analog to digital converter ADC0, input channel number 4.
ADC0_CH5	PD5				Analog to digital converter ADC0, input channel number 5.
ADC0_CH6	PD6				Analog to digital converter ADC0, input channel number 6.
ADC0_CH7	PD7				Analog to digital converter ADC0, input channel number 7.
BOOT_RX	PE11				Bootloader RX.
BOOT_TX	PE10				Bootloader TX.
CMU_CLK0	PA2	PC12			Clock Management Unit, clock output number 0.
CMU_CLK1	PA1	PD8			Clock Management Unit, clock output number 1.
DAC0_OUT0	PB11				Digital to Analog Converter DAC0 output channel number 0.
					Debug-interface Serial Wire clock input.
DBG_SWCLK	PF0	PF0			Note that this function is enabled to pin out of reset, and has a built-in pull down.
					Debug-interface Serial Wire data input / output.
DBG_SWDIO	PF1	PF1			Note that this function is enabled to pin out of reset, and has a built-in pull up.

Table 5.23. Alternate functionality overview

Alternate	LOCATION							
Functionality	0	1	2	3	Description			
DAC0_OUT0	PB11				Digital to Analog Converter DAC0 output channel number 0.			
DAC0_OUT1	PB12				Digital to Analog Converter DAC0 output channel number 1.			
					Debug-interface Serial Wire clock input.			
DBG_SWCLK	PF0	PF0			Note that this function is enabled to pin out of reset, and has a built-in pull down.			
					Debug-interface Serial Wire data input / output.			
DBG_SWDIO	PF1	PF1			Note that this function is enabled to pin out of reset, and has a built-in pull up.			
					Debug-interface Serial Wire viewer Output.			
DBG_SWO	PF2	PC15			Note that this function is not enabled after reset, and must be enabled by software to be used.			
EBI_AD00	PE8				External Bus Interface (EBI) address and data input / output pin 00.			
EBI_AD01	PE9				External Bus Interface (EBI) address and data input / output pin 01.			
EBI_AD02	PE10				External Bus Interface (EBI) address and data input / output pin 02.			
EBI_AD03	PE11				External Bus Interface (EBI) address and data input / output pin 03.			
EBI_AD04	PE12				External Bus Interface (EBI) address and data input / output pin 04.			
EBI_AD05	PE13				External Bus Interface (EBI) address and data input / output pin 05.			
EBI_AD06	PE14				External Bus Interface (EBI) address and data input / output pin 06.			
EBI_AD07	PE15				External Bus Interface (EBI) address and data input / output pin 07.			
EBI_AD08	PA15				External Bus Interface (EBI) address and data input / output pin 08.			
EBI_AD09	PA0				External Bus Interface (EBI) address and data input / output pin 09.			
EBI_AD10	PA1				External Bus Interface (EBI) address and data input / output pin 10.			
EBI_AD11	PA2				External Bus Interface (EBI) address and data input / output pin 11.			
EBI_AD12	PA3				External Bus Interface (EBI) address and data input / output pin 12.			
EBI_AD13	PA4				External Bus Interface (EBI) address and data input / output pin 13.			
EBI_AD14	PA5				External Bus Interface (EBI) address and data input / output pin 14.			
EBI_AD15	PA6				External Bus Interface (EBI) address and data input / output pin 15.			
EBI_ALE	PF3				External Bus Interface (EBI) Address Latch Enable output.			

5.10.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32G890 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	PA15	PA14	PA13	PA12	PA11	PA10	PA9	PA8	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
Port B	PB15	PB14	PB13	PB12	PB11	PB10	PB9	PB8	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
Port C	PC15	PC14	PC13	PC12	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
Port D	PD15	PD14	PD13	PD12	PD11	PD10	PD9	PD8	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
Port E	PE15	PE14	PE13	PE12	PE11	PE10	PE9	PE8	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
Port F	_	_	_				PF9	PF8	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0

Table 5.30. GPIO Pinout

9.3 TQFP48 Package Marking

In the illustration below package fields and position are shown.





11. QFN32 Package Specifications

11.1 QFN32 Package Dimensions



Figure 11.1. QFN32

Note:

- 1. Dimensioning & tolerancing confirm to ASME Y14.5M-1994.
- 2. All dimensions are in millimeters. Angles are in degrees.
- 3. Dimension 'b' applies to metallized terminal and is measured between 0.25 mm and 0.30 mm from the terminal tip. Dimension L1 represents terminal full back from package edge up to 0.1 mm isacceptable.
- 4. Coplanarity applies to the exposed heat slug as well as the terminal.
- 5. Radius on terminal is optional.

Symbol	Α	A1	A3	b	D	E	D2	E2	е	L	L1	aaa	bbb	ссс	ddd	eee
Min	0.80	0.00		0.25			4.30	4.30		0.30	0.00					
Nom	0.85	_	0.203 REF	0.30	6.00 BSC	6.00 BSC	4.40	4.40	0.65 BSC	0.35		0.10	0.10	0.10	0.05	0.08
Max	0.90	0.05]	0.35			4.50	4.50		0.40	0.10					

Table 11.1.	QFN32	(Dimensions	in	mm)
-------------	-------	-------------	----	-----

The QFN32 Package uses Nickel-Palladium-Gold preplated leadframe.

All EFM32 packages are RoHS compliant and free of Bromine (Br) and Antimony (Sb).

For additional Quality and Environmental information, please see: http://www.silabs.com/support/quality/pages/default.aspx





Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!







Support and Community community.silabs.com

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com