

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

# Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

2 0 0 0 0 0	
Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	53
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	·
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.98V ~ 3.8V
Data Converters	A/D 8x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32g232f64g-e-qfp64r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Supply Voltage Comparator
- Ultra efficient Power-on Reset and Brown-Out Detector
- 2-pin Serial Wire Debug Interface
  - 1-pin Serial Wire Viewer
- Pre-Programmed USB/UART Bootloader
- Temperature range -40 to 85 °C
- Single power supply 1.98 to 3.8 V
- Packages
  - BGA112
  - LQFP100
  - TQFP64
  - TQFP48
  - QFN64
  - QFN32




Figure 2.1. Ordering Code Decoder

Adding the suffix 'R' to the part number (e.g., EFM32G890F128G-E-BGA112R) denotes tape and reel.

Visit www.silabs.com for information on global distributors and representatives.

Module	Configuration	Pin Connections				
LCD		LCD_SEG[39:0], LCD_COM[7:0], LCD_BCAP_P, LCD_BCAP_N, LCD_BEXT				

### 4.4.2 EM1 Current Consumption




Figure 4.6. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 28 MHz




Figure 4.7. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 21 MHz

## 4.4.3 EM2 Current Consumption




Figure 4.11. EM2 Current Consumption, RTC prescaled to 1 kHz, 32.768 kHz LFRCO

## 4.4.4 EM3 Current Consumption




Figure 4.12. EM3 Current Consumption




Figure 4.16. Typical Low-Level Output Current, 3V Supply Voltage

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
		28 MHz frequency band	27.16	28	28.84	MHz
		21 MHz frequency band	20.37	21	21.63	MHz
Oscillation frequency, V <sub>DD</sub> = 3.0	£	14 MHz frequency band	13.58	14	14.42	MHz
V, T <sub>AMB</sub> =25 °C	f <sub>HFRCO</sub>	11 MHz frequency band	10.67	11	11.33	MHz
		7 MHz frequency band	6.402	6.6 <sup>1</sup>	6.798	MHz
		1 MHz frequency band	1.164	1.2 <sup>2</sup>	1.236	MHz
Settling time	turnee w	After start-up, f <sub>HFRCO</sub> = 14 MHz	—	0.6	—	Cycles
	tHFRCO_settling	After band switch	_	25	—	Cycles
		f <sub>HFRCO</sub> = 28 MHz	_	158	190	μA
		f <sub>HFRCO</sub> = 21 MHz		125	155	μA
Current consumption (Produc-	1	f <sub>HFRCO</sub> = 14 MHz	—	99	120	μA
tion test condition = 14 MHz)	I <sub>HFRCO</sub>	f <sub>HFRCO</sub> = 11 MHz	—	88	110	μA
		f <sub>HFRCO</sub> = 6.6 MHz	—	72	90	μA
		f <sub>HFRCO</sub> = 1.2 MHz	—	24	32	μA
Duty cycle	DC <sub>HFRCO</sub>	f <sub>HFRCO</sub> = 14 MHz	48.5	50	51	%
Frequency step for LSB change in TUNING value	TUNESTEP <sub>HFRCO</sub>		—	0.3 <sup>3</sup>	—	%

## Table 4.11. HFRCO

### Note:

1. For devices with prod. rev. < 19, Typ = 7 MHz and Min/Max values not applicable.

2. For devices with prod. rev. < 19, Typ = 1 MHz and Min/Max values not applicable.

3. The TUNING field in the CMU\_HFRCOCTRL register may be used to adjust the HFRCO frequency. There is enough adjustment range to ensure that the frequency bands above 7 MHz will always have some overlap across supply voltage and temperature. By using a stable frequency reference such as the LFXO or HFXO, a firmware calibration routine can vary the TUNING bits and the frequency band to maintain the HFRCO frequency at any arbitrary value between 7 MHz and 28 MHz across operating conditions.




Figure 4.30. ADC Integral Linearity Error vs Code, VDD = 3V, Temp = 25°C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
		500 kSamples/s, 12 bit, single- ended, internal 1.25 V reference	_	57	_	dB
		500 kSamples/s, 12 bit, single- ended, internal 2.5 V reference	—	54		dB
Signal-to-Noise plus Distortion Ratio (SNDR)	SNDR <sub>DAC</sub>	500 kSamples/s, 12 bit, differen- tial, internal 1.25 V reference	_	56	_	dB
		500 kSamples/s, 12 bit, differen- tial, internal 2.5 V reference	_	53	_	dB
		500 kSamples/s, 12 bit, differential, $V_{DD}$ reference	_	55	_	dB
		500 kSamples/s, 12 bit, single- ended, internal 1.25V reference	_	62		dBc
		500 kSamples/s, 12 bit, single- ended, internal 2.5 V reference	_	56	_	dBc
Spurious-Free Dynamic Range (SFDR)	SFDR <sub>DAC</sub>	500 kSamples/s, 12 bit, differen- tial, internal 1.25 V reference	_	61	_	dBc
		500 kSamples/s, 12 bit, differen- tial, internal 2.5 V reference	_	55		dBc
		500 kSamples/s, 12 bit, differential, $V_{DD}$ reference	_	60		dBc
		After calibration, single-ended		2		mV
Offset voltage	V <sub>DACOFFSET</sub>	After calibration, differential		2		mV
Sample-hold mode voltage drift	VDACSHMDRIFT			540	_	μV/ms
Differential non-linearity	DNL <sub>DAC</sub>			±1	_	LSB
Integral non-linearity	INL <sub>DAC</sub>			±5		LSB
No missing codes	MC <sub>DAC</sub>		_	12	_	bits
Load current	ILOAD_DC		_	_	11	mA
VREF voltage	V <sub>REF</sub>	1.25 V reference	1.2	1.25	1.3	V
		2.5 V reference	2.4	2.5	2.6	V
VREF voltage drift	V <sub>REF_VDRIFT</sub>	1.25 V reference	-12.4	2.9	18.2	mV/V
		2.5 V reference, VDD > 2.5 V	-24.6	5.7	35.2	mV/V
VREF temperature drift	V <sub>REF_TDRIFT</sub>	1.25 V reference	-132	272	677	µV/°C
		2.5 V reference	-231	545	1271	µV/°C
VREF current consumption	I <sub>VREF</sub>	1.25 V reference	_	67	114	μA
		2.5 V reference	_	55	82	μA
ADC and DAC VREF matching	V <sub>REF_MATCH</sub>	1.25 V reference	_	99.85		%
		2.5 V reference		100.01	_	%

Note:

1. Measured with a static input code and no loading on the output. Includes required contribution from the voltage reference.

# 5. Pin Definitions

**Note:** Please refer to the application note "AN0002 EFM32 Hardware Design Considerations" for guidelines on designing Printed Circuit Boards (PCBs) for the EFM32G.

## 5.1 EFM32G200 & EFM32G210 (QFN32)

## 5.1.1 Pinout

The EFM32G200 and EFM32G210 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bit-field in the \*\_ROUTE register in the module in question.




Figure 5.1. EFM32G200 & EFM32G210 Pinout (top view, not to scale)

Alternate					LOCATION
Functionality	0	1	2	3	Description
US0_TX	PE10		PC11		USART0 Asynchronous Transmit.Also used as receive input in half duplex communication. USART0 Synchronous mode Master Output / Slave Input (MOSI).
US1_CLK	PB7				USART1 clock input / output.
US1_CS	PB8				USART1 chip select input / output.
US1_RX	PC1				USART1 Asynchronous Receive. USART1 Synchronous mode Master Input / Slave Output (MI- SO).
US1_TX	PC0				USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. USART1 Synchronous mode Master Output / Slave Input (MOSI).

## 5.2.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32G222 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

# Table 5.6. GPIO Pinout

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	_	_	—	_		PA10	PA9	PA8	—	_	—	—	—	PA2	PA1	PA0
Port B	_	PB14	PB13	_	PB11	_	—	PB8	PB7	_	_	—	_	_	_	—
Port C	PC15	PC14	PC13	_	PC11	PC10	PC9	PC8	_	_	_	PC4	PC3	PC2	PC1	PC0
Port D	_	—	_	_		_	—	_	PD7	PD6	PD5	PD4	_	_	_	—
Port E	_	—	PE13	PE12	PE11	PE10	_	_	_		_	_	_			—
Port F	_	_		_							PF5	PF4	PF3	PF2	PF1	PF0

Alternate					LOCATION
Functionality	0	1	2	3	Description
					Debug-interface Serial Wire viewer Output.
DBG_SWO	PF2	PC15			Note that this function is not enabled after reset, and must be enabled by software to be used.
HFXTAL_N	PB14				High Frequency Crystal negative pin. Also used as external optional clock input pin.
HFXTAL_P	PB13				High Frequency Crystal positive pin.
I2C0_SCL	PA1	PD7	PC7		I2C0 Serial Clock Line input / output.
I2C0_SDA	PA0	PD6	PC6		I2C0 Serial Data input / output.
LETIM0_OUT0	PD6	PB11	PF0	PC4	Low Energy Timer LETIM0, output channel 0.
LETIM0_OUT1	PD7		PF1	PC5	Low Energy Timer LETIM0, output channel 1.
LEU0_RX	PD5	PB14	PE15		LEUART0 Receive input.
LEU0_TX	PD4	PB13	PE14		LEUART0 Transmit output. Also used as receive input in half duplex communication.
LEU1_RX	PC7				LEUART1 Receive input.
LEU1_TX	PC6	PA5			LEUART1 Transmit output. Also used as receive input in half duplex communication.
LFXTAL_N	PB8				Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.
LFXTAL_P	PB7				Low Frequency Crystal (typically 32.768 kHz) positive pin.
PCNT0_S0IN	PC13		PC0		Pulse Counter PCNT0 input number 0.
PCNT0_S1IN	PC14		PC1		Pulse Counter PCNT0 input number 1.
PCNT1_S0IN	PC4				Pulse Counter PCNT1 input number 0.
PCNT1_S1IN	PC5				Pulse Counter PCNT1 input number 1.
PCNT2_S0IN	PD0	PE8			Pulse Counter PCNT2 input number 0.
PCNT2_S1IN	PD1	PE9			Pulse Counter PCNT2 input number 1.
TIM0_CC0	PA0	PA0		PD1	Timer 0 Capture Compare input / output channel 0.
TIM0_CC1	PA1	PA1		PD2	Timer 0 Capture Compare input / output channel 1.
TIM0_CC2	PA2	PA2		PD3	Timer 0 Capture Compare input / output channel 2.
TIM0_CDTI0	PA3	PC13	PF3	PC13	Timer 0 Complimentary Deat Time Insertion channel 0.
TIM0_CDTI1	PA4	PC14	PF4	PC14	Timer 0 Complimentary Deat Time Insertion channel 1.
TIM0_CDTI2	PA5	PC15	PF5	PC15	Timer 0 Complimentary Deat Time Insertion channel 2.
TIM1_CC0	PC13	PE10			Timer 1 Capture Compare input / output channel 0.
TIM1_CC1	PC14	PE11			Timer 1 Capture Compare input / output channel 1.
TIM1_CC2	PC15	PE12			Timer 1 Capture Compare input / output channel 2.
TIM2_CC0	PA8		PC8		Timer 2 Capture Compare input / output channel 0.
TIM2_CC1	PA9		PC9		Timer 2 Capture Compare input / output channel 1.
TIM2_CC2	PA10		PC10		Timer 2 Capture Compare input / output channel 2.
US0_CLK	PE12		PC9		USART0 clock input / output.

## 5.5 EFM32G280 (LQFP100)

## 5.5.1 Pinout

The EFM32G280 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the \*\_ROUTE register in the module in question.




Figure 5.5. EFM32G280 Pinout (top view, not to scale)

#### Table 5.13. Device Pinout

	P100 Pin# d Name	Pin Alternate Functionality / Description								
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other				
1	PA0		EBI_AD09 #0	TIM0_CC0 #0/1	I2C0_SDA #0					
2	PA1		EBI_AD10 #0	TIM0_CC1 #0/1	I2C0_SCL #0	CMU_CLK1 #0				
3	PA2		EBI_AD11 #0	TIM0_CC2 #0/1		CMU_CLK0 #0				
4	PA3		EBI_AD12 #0	TIM0_CDTI0 #0	U0_TX #2					
5	PA4		EBI_AD13 #0	TIM0_CDTI1 #0	U0_RX #2					

Alternate					LOCATION
Functionality	0	1	2	3	Description
LCD_SEG9	PE13				LCD segment line 9. Segments 8, 9, 10 and 11 are controlled by SEGEN2.
LCD_SEG10	PE14				LCD segment line 10. Segments 8, 9, 10 and 11 are controlled by SEGEN2.
LCD_SEG11	PE15				LCD segment line 11. Segments 8, 9, 10 and 11 are controlled by SEGEN2.
LCD_SEG12	PA15				LCD segment line 12. Segments 12, 13, 14 and 15 are controlled by SEGEN3.
LCD_SEG13	PA0				LCD segment line 13. Segments 12, 13, 14 and 15 are controlled by SEGEN3.
LCD_SEG14	PA1				LCD segment line 14. Segments 12, 13, 14 and 15 are controlled by SEGEN3.
LCD_SEG15	PA2				LCD segment line 15. Segments 12, 13, 14 and 15 are controlled by SEGEN3.
LCD_SEG16	PA3				LCD segment line 16. Segments 16, 17, 18 and 19 are con- trolled by SEGEN4.
LCD_SEG17	PA4				LCD segment line 17. Segments 16, 17, 18 and 19 are con- trolled by SEGEN4.
LCD_SEG18	PA5				LCD segment line 18. Segments 16, 17, 18 and 19 are con- trolled by SEGEN4.
LCD_SEG19	PA6				LCD segment line 19. Segments 16, 17, 18 and 19 are con- trolled by SEGEN4.
LCD_SEG20	PB3				LCD segment line 20. Segments 20, 21, 22 and 23 are con- trolled by SEGEN5.
LCD_SEG21	PB4				LCD segment line 21. Segments 20, 21, 22 and 23 are con- trolled by SEGEN5.
LCD_SEG22	PB5				LCD segment line 22. Segments 20, 21, 22 and 23 are con- trolled by SEGEN5.
LCD_SEG23	PB6				LCD segment line 23. Segments 20, 21, 22 and 23 are con- trolled by SEGEN5.
LETIM0_OUT0	PD6	PB11	PF0	PC4	Low Energy Timer LETIM0, output channel 0.
LETIM0_OUT1	PD7	PB12	PF1	PC5	Low Energy Timer LETIM0, output channel 1.
LEU0_RX	PD5	PB14	PE15		LEUART0 Receive input.
LEU0_TX	PD4	PB13	PE14		LEUART0 Transmit output. Also used as receive input in half duplex communication.
LEU1_RX	PC7	PA6			LEUART1 Receive input.
LEU1_TX	PC6	PA5			LEUART1 Transmit output. Also used as receive input in half duplex communication.
LFXTAL_N	PB8				Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.
LFXTAL_P	PB7				Low Frequency Crystal (typically 32.768 kHz) positive pin.
PCNT0_S0IN	PC13				Pulse Counter PCNT0 input number 0.
PCNT0_S1IN	PC14				Pulse Counter PCNT0 input number 1.

## 5.8 EFM32G842 (TQFP64)

## 5.8.1 Pinout

The EFM32G842 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the \*\_ROUTE register in the module in question.




Figure 5.8. EFM32G842 Pinout (top view, not to scale)

#### Table 5.22. Device Pinout

	64 Pin# and Name	Pin Alternate Functionality / Description							
Pin #	Pin Name	Analog	Timers	Communication	Other				
1	PA0	LCD_SEG13	TIM0_CC0 #0/1	I2C0_SDA #0					
2	PA1	LCD_SEG14	TIM0_CC1 #0/1	I2C0_SCL #0	CMU_CLK1 #0				
3	PA2	LCD_SEG15	TIM0_CC2 #0/1		CMU_CLK0 #0				
4	PA3	LCD_SEG16	TIM0_CDTI0 #0						
5	PA4	LCD_SEG17	TIM0_CDTI1 #0						

Alternate					LOCATION
Functionality	0	1	2	3	Description
DAC0_OUT0	PB11				Digital to Analog Converter DAC0 output channel number 0.
DAC0_OUT1	PB12				Digital to Analog Converter DAC0 output channel number 1.
					Debug-interface Serial Wire clock input.
DBG_SWCLK	PF0	PF0			Note that this function is enabled to pin out of reset, and has a built-in pull down.
					Debug-interface Serial Wire data input / output.
DBG_SWDIO	PF1	PF1			Note that this function is enabled to pin out of reset, and has a built-in pull up.
					Debug-interface Serial Wire viewer Output.
DBG_SWO	PF2	PC15			Note that this function is not enabled after reset, and must be enabled by software to be used.
EBI_AD00	PE8				External Bus Interface (EBI) address and data input / output pin 00.
EBI_AD01	PE9				External Bus Interface (EBI) address and data input / output pin 01.
EBI_AD02	PE10				External Bus Interface (EBI) address and data input / output pin 02.
EBI_AD03	PE11				External Bus Interface (EBI) address and data input / output pin 03.
EBI_AD04	PE12				External Bus Interface (EBI) address and data input / output pin 04.
EBI_AD05	PE13				External Bus Interface (EBI) address and data input / output pin 05.
EBI_AD06	PE14				External Bus Interface (EBI) address and data input / output pin 06.
EBI_AD07	PE15				External Bus Interface (EBI) address and data input / output pin 07.
EBI_AD08	PA15				External Bus Interface (EBI) address and data input / output pin 08.
EBI_AD09	PA0				External Bus Interface (EBI) address and data input / output pin 09.
EBI_AD10	PA1				External Bus Interface (EBI) address and data input / output pin 10.
EBI_AD11	PA2				External Bus Interface (EBI) address and data input / output pin 11.
EBI_AD12	PA3				External Bus Interface (EBI) address and data input / output pin 12.
EBI_AD13	PA4				External Bus Interface (EBI) address and data input / output pin 13.
EBI_AD14	PA5				External Bus Interface (EBI) address and data input / output pin 14.
EBI_AD15	PA6				External Bus Interface (EBI) address and data input / output pin 15.
EBI_ALE	PF3				External Bus Interface (EBI) Address Latch Enable output.

Alternate					LOCATION
Functionality	0	1	2	3	Description
EBI_ARDY	PF2				External Bus Interface (EBI) Hardware Ready Control input.
EBI_CS0	PD9				External Bus Interface (EBI) Chip Select output 0.
EBI_CS1	PD10				External Bus Interface (EBI) Chip Select output 1.
EBI_CS2	PD11				External Bus Interface (EBI) Chip Select output 2.
EBI_CS3	PD12				External Bus Interface (EBI) Chip Select output 3.
EBI_REn	PF5				External Bus Interface (EBI) Read Enable output.
EBI_WEn	PF4				External Bus Interface (EBI) Write Enable output.
HFXTAL_N	PB14				High Frequency Crystal negative pin. Also used as external optional clock input pin.
HFXTAL_P	PB13				High Frequency Crystal positive pin.
I2C0_SCL	PA1	PD7	PC7		I2C0 Serial Clock Line input / output.
I2C0_SDA	PA0	PD6	PC6		I2C0 Serial Data input / output.
LCD_BCAP_N	PA13				LCD voltage booster (optional), boost capacitor, negative pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P.
LCD_BCAP_P	PA12				LCD voltage booster (optional), boost capacitor, positive pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P.
LCD_BEXT	PA14				<ul> <li>LCD voltage booster (optional), boost output. If using the LCD voltage booster, connect a 1 uF capacitor between this pin and VSS.</li> <li>An external LCD voltage may also be applied to this pin if the booster is not enabled.</li> <li>If AVDD is used directly as the LCD supply voltage, this pin may be left unconnected or used as a GPIO.</li> </ul>
LCD_COM0	PE4				LCD driver common line number 0.
LCD_COM1	PE5				LCD driver common line number 1.
LCD_COM2	PE6				LCD driver common line number 2.
LCD_COM3	PE7				LCD driver common line number 3.
LCD_SEG0	PF2				LCD segment line 0. Segments 0, 1, 2 and 3 are controlled by SEGEN0.
LCD_SEG1	PF3				LCD segment line 1. Segments 0, 1, 2 and 3 are controlled by SEGEN0.
LCD_SEG2	PF4				LCD segment line 2. Segments 0, 1, 2 and 3 are controlled by SEGEN0.
LCD_SEG3	PF5				LCD segment line 3. Segments 0, 1, 2 and 3 are controlled by SEGEN0.
LCD_SEG4	PE8				LCD segment line 4. Segments 4, 5, 6 and 7 are controlled by SEGEN1.
LCD_SEG5	PE9				LCD segment line 5. Segments 4, 5, 6 and 7 are controlled by SEGEN1.
LCD_SEG6	PE10				LCD segment line 6. Segments 4, 5, 6 and 7 are controlled by SEGEN1.

# 7.2 LQFP100 PCB Layout




Figure 7.2. LQFP100 PCB Land Pattern



Symbol	Dim. (mm)	Symbol	Pin Number	Symbol	Pin Number
а	1.45	P1	1	P6	75
b	0.30	P2	25	P7	76
С	0.50	P3	26	P8	100
d	15.40	P4	50		
e	15.40	P5	51		




Figure 7.3. LQFP100 PCB Solder Mask

## Table 7.3. LQFP100 PCB Solder Mask Dimensions (Dimensions in mm)

Symbol	Dim. (mm)
а	1.57
b	0.42
с	0.50
d	15.40
e	15.40

### 13.9 Revision 1.40

February 27th, 2012

Updated Power Management section.

Corrected operating voltage from 1.8 V to 1.85 V.

Corrected TGRAD<sub>ADCTH</sub> parameter.

Corrected package drawing.

Updated PCB land pattern, solder mask and stencil design.

For LQFP48 devices, corrected available Pulse Counters from 3 to 2.

For LQFP48 devices, corrected available LEUARTs from 2 to 1.

For LQFP64 devices, corrected ordering codes in the ordering information table.

## 13.10 Revision 1.30

May 20th, 2011

This revision applies the following devices:

- EFM32G200
- EFM32G210
- EFM32G230
- EFM32G280
- EFM32G290
- EFM32G840
- EFM32G880
- EFM32G890

Updated LFXO load capacitance section.