# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

# Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

# Details

2014	
Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	86
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.98V ~ 3.8V
Data Converters	A/D 8x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32g280f64-qfp100t

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




Figure 2.1. Ordering Code Decoder

Adding the suffix 'R' to the part number (e.g., EFM32G890F128G-E-BGA112R) denotes tape and reel.

Visit www.silabs.com for information on global distributors and representatives.




Figure 4.4. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 11 MHz




Figure 4.5. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 7 MHz




Figure 4.10. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 7 MHz

# 4.4.4 EM3 Current Consumption




Figure 4.12. EM3 Current Consumption

# 4.8 General Purpose Input Output

# Table 4.7. GPIO

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Input low voltage	V <sub>IOIL</sub>		—		0.30×V <sub>DD</sub> <sup>1</sup>	V
Input high voltage	V <sub>IOIH</sub>		0.70×V <sub>DD</sub> <sup>1</sup>			V
		Sourcing 0.1 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOWEST		0.80×V <sub>DD</sub>		V
		Sourcing 0.1 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOWEST	_	0.90×V <sub>DD</sub>	_	V
		Sourcing 1 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOW	_	0.85×V <sub>DD</sub>	_	V
Output high voltage (Production	V <sub>IOOH</sub>	Sourcing 1 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOW	_	0.90×V <sub>DD</sub>	_	V
test condition = 3.0 V, DRIVE- MODE = STANDARD)		Sourcing 6 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = STANDARD	0.75×V <sub>DD</sub>	_	_	V
		Sourcing 6 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = STANDARD	0.85×V <sub>DD</sub>	_	_	V
		Sourcing 20 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = HIGH	0.60×V <sub>DD</sub>	_	—	V
		Sourcing 20 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = HIGH	0.80×V <sub>DD</sub>	_	—	V

# Table 4.10. LFRCO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Oscillation frequency, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C	flfrco		31.29	32.768	34.24	kHz
Startup time not including soft- ware calibration	t <sub>LFRCO</sub>		—	150	—	μs
Current consumption	I <sub>LFRCO</sub>		_	190	_	nA
Temperature coefficient	TC <sub>LFRCO</sub>		—	±0.02	—	%/°C
Supply voltage coefficient	VC <sub>LFRCO</sub>		—	±15	—	%/V
Frequency step for LSB change in TUNING value	TUNESTEPLFRCO		—	1.5	—	%




Figure 4.20. Calibrated LFRCO Frequency vs Temperature and Supply Voltage

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Spurious-Free Dynamic Range (SFDR)	SFDR <sub>ADC</sub>	200 kSamples/s, 12 bit, differen- tial, V <sub>DD</sub> reference, ADC_CLK = 7 MHz, BIASPROG = 0x747	68	79	_	dBc
		200 kSamples/s, 12 bit, differen- tial, 2xV <sub>DD</sub> reference,ADC_CLK = 7 MHz, BIASPROG = 0x747	_	79		dBc
Offset voltage	VADCOFFSET	After calibration, single-ended	_	0.3		mV
		After calibration, differential	-4	0.3	4	mV
Thermometer output gradient	TGRAD <sub>ADCTH</sub>		_	-1.92	_	mV/°C
			—	-6.3		ADC Co- des/°C
Differential non-linearity (DNL)	DNL <sub>ADC</sub>	V <sub>DD</sub> = 3.0 V, external 2.5 V reference	-1	±0.7	4	LSB
Integral non-linearity (INL), End point method	INL <sub>ADC</sub>	V <sub>DD</sub> = 3.0 V, external 2.5 V ref- erence	—	±1.2	±3	LSB
Missing codes	MC <sub>ADC</sub>			_	3	LSB
Gain error drift	GAIN <sub>ED</sub>	1.25 V reference	_	0.01 <sup>2</sup>	0.033 <sup>3</sup>	%/°C
		2.5 V reference	_	0.01 <sup>2</sup>	0.03 <sup>3</sup>	%/°C
Offset error drift	OFFSET <sub>ED</sub>	1.25 V reference		0.00 <sup>2</sup>	0.06 <sup>3</sup>	LSB/°C
		2.5 V reference		0.00 <sup>2</sup>	0.04 <sup>3</sup>	LSB/°C
VREF voltage	V <sub>REF</sub>	1.25 V reference	1.2	1.25	1.3	V
		2.5 V reference	2.4	2.5	2.6	V
VREF voltage drift	V <sub>REF_VDRIFT</sub>	1.25 V reference	-12.4	2.9	18.2	mV/V
		2.5 V reference, VDD > 2.5 V	-24.6	5.7	35.2	mV/V
VREF temperature drift	VREF_TDRIFT	1.25 V reference	-132	272	677	µV/°C
		2.5 V reference	-231	545	1271	µV/°C
VREF current consumption	I <sub>VREF</sub>	1.25 V reference	_	67	114	μA
		2.5 V reference		55	82	μA
ADC and DAC VREF matching	V <sub>REF_MATCH</sub>	1.25 V reference	_	99.85	_	%
		2.5 V reference	_	100.01		%

# Note:

1. Includes required contribution from the voltage reference.

2. Typical numbers given by abs(Mean) / (85 - 25).

3. Max number given by (abs(Mean) + 3x stddev) / (85 - 25).

The integral non-linearity (INL) and differential non-linearity parameters are explained in the following figures.

# 4.11 Digital Analog Converter (DAC)

# Table 4.15. DAC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output voltage range	M	VDD voltage reference, single- ended	0	_	V <sub>DD</sub>	V
Output voltage range	V <sub>DACOUT</sub>	VDD voltage reference, differen- tial	-V <sub>DD</sub>	_	V <sub>DD</sub>	V
Output common mode voltage range	V <sub>DACCM</sub>		0	—	V <sub>DD</sub>	V
		500 kSamples/s, 12 bit, internal 1.25 V reference, Continuous Mode	_	400 <sup>1</sup>	650 <sup>1</sup>	μA
Average active current	I <sub>DAC</sub>	100 kSamples/s, 12 bit, internal 1.25 V reference, Sample/Hold Mode	—	200 <sup>1</sup>	250 <sup>1</sup>	μΑ
		1 kSamples/s 12 bit, internal 1.25 V reference, Sample/Off Mode	—	17 <sup>1</sup>	25 <sup>1</sup>	μA
Sample rate	SR <sub>DAC</sub>		—	—	500	ksamples/s
		Continuous Mode		—	1000	kHz
DAC clock frequency	f <sub>DAC</sub>	Sample/Hold Mode	_	—	250	kHz
		Sample/Off Mode		—	250	kHz
Clock cycles per conversion	CYC <sub>DACCONV</sub>		—	2	_	cycles
Conversion time	t <sub>DACCONV</sub>		2	—	_	μs
Settling time	t <sub>DACSETTLE</sub>		_	5	_	μs
		500 kSamples/s, 12 bit, single- ended, internal 1.25 V reference	_	58	_	dB
		500 kSamples/s, 12 bit, single- ended, internal 2.5 V reference	—	59	-	dB
Signal-to-Noise Ratio (SNR)	SNR <sub>DAC</sub>	500 kSamples/s, 12 bit, differen- tial, internal 1.25 V reference	—	58	-	dB
		500 kSamples/s, 12 bit, differen- tial, internal 2.5 V reference	—	58	-	dB
		500 kSamples/s, 12 bit, differential, $V_{DD}$ reference	—	59	_	dB

	P100 Pin# d Name		Pi	n Alternate Functionalit	y / Description	
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other
37	PB9					
38	PB10					
39	PB11	DAC0_OU T0		LETIM0_OUT0 #1		
40	PB12	DAC0_OU T1		LETIM0_OUT1 #1		
41	AVDD_1	Analog pow	er supply 1.		_	
42	PB13	HFXTAL_ P			LEU0_TX #1	
43	PB14	HFXTAL_ N			LEU0_RX #1	
44	IOVDD_3	Digital IO po	ower supply 3.			
45	AVDD_0	Analog pow	er supply 0.			
46	PD0	ADC0_CH 0		PCNT2_S0IN #0	US1_TX #1	
47	PD1	ADC0_CH 1		TIM0_CC0 #3 PCNT2_S1IN #0	US1_RX #1	
48	PD2	ADC0_CH 2		TIM0_CC1 #3	US1_CLK #1	
49	PD3	ADC0_CH 3		TIM0_CC2 #3	US1_CS #1	
50	PD4	ADC0_CH 4			LEU0_TX #0	
51	PD5	ADC0_CH 5			LEU0_RX #0	
52	PD6	ADC0_CH 6		LETIM0_OUT0 #0	I2C0_SDA #1	
53	PD7	ADC0_CH 7		LETIM0_OUT1 #0	I2C0_SCL #1	
54	PD8					CMU_CLK1 #1
55	PC6	ACMP0_C H6			LEU1_TX #0 I2C0_SDA #2	
56	PC7	ACMP0_C H7			LEU1_RX #0 I2C0_SCL #2	
57	VDD_DRE G	Power supp	ly for on-chip voltage regu	ulator.		
58	VSS	Ground.				
59	DECOU- PLE	Decouple or	utput for on-chip voltage r	egulator. An external capa	acitance of size C <sub>DECOUP</sub>	LE is required at this pin.
60	PE0			PCNT0_S0IN #1	U0_TX #1	
61	PE1			PCNT0_S1IN #1	U0_RX #1	
62	PE2					ACMP0_O #1

#### 5.5.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

**Note:** Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Alternate					LOCATION
Functionality	0	1	2	3	Description
ACMP0_CH0	PC0				Analog comparator ACMP0, channel 0.
ACMP0_CH1	PC1				Analog comparator ACMP0, channel 1.
ACMP0_CH2	PC2				Analog comparator ACMP0, channel 2.
ACMP0_CH3	PC3				Analog comparator ACMP0, channel 3.
ACMP0_CH4	PC4				Analog comparator ACMP0, channel 4.
ACMP0_CH5	PC5				Analog comparator ACMP0, channel 5.
ACMP0_CH6	PC6				Analog comparator ACMP0, channel 6.
ACMP0_CH7	PC7				Analog comparator ACMP0, channel 7.
ACMP0_O	PE13	PE2			Analog comparator ACMP0, digital output.
ACMP1_CH0	PC8				Analog comparator ACMP1, channel 0.
ACMP1_CH1	PC9				Analog comparator ACMP1, channel 1.
ACMP1_CH2	PC10				Analog comparator ACMP1, channel 2.
ACMP1_CH3	PC11				Analog comparator ACMP1, channel 3.
ACMP1_CH4	PC12				Analog comparator ACMP1, channel 4.
ACMP1_CH5	PC13				Analog comparator ACMP1, channel 5.
ACMP1_CH6	PC14				Analog comparator ACMP1, channel 6.
ACMP1_CH7	PC15				Analog comparator ACMP1, channel 7.
ACMP1_O	PF2	PE3			Analog comparator ACMP1, digital output.
ADC0_CH0	PD0				Analog to digital converter ADC0, input channel number 0.
ADC0_CH1	PD1				Analog to digital converter ADC0, input channel number 1.
ADC0_CH2	PD2				Analog to digital converter ADC0, input channel number 2.
ADC0_CH3	PD3				Analog to digital converter ADC0, input channel number 3.
ADC0_CH4	PD4				Analog to digital converter ADC0, input channel number 4.
ADC0_CH5	PD5				Analog to digital converter ADC0, input channel number 5.
ADC0_CH6	PD6				Analog to digital converter ADC0, input channel number 6.
ADC0_CH7	PD7				Analog to digital converter ADC0, input channel number 7.
BOOT_RX	PE11				Bootloader RX.
BOOT_TX	PE10				Bootloader TX.
CMU_CLK0	PA2	PC12			Clock Management Unit, clock output number 0.
CMU_CLK1	PA1	PD8			Clock Management Unit, clock output number 1.

#### Table 5.14. Alternate functionality overview

	12 Pin# and Name		Pin Alternate Functionality / Description								
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other					
K5	PA11										
K6	RESETn		Reset input, active low.To apply an external reset source to this pin, it is required to only drive this pin low durine eset, and let the internal pull-up ensure that reset is released.								
K7	AVSS_1	Analog grou	ind 1.								
K8	AVDD_2	Analog pow	er supply 2.								
K9	AVDD_1	Analog pow	er supply 1.								
K10	AVSS_0	Analog grou	ind 0.								
K11	PD1	ADC0_CH 1		TIM0_CC0 #3 PCNT2_S1IN #0	US1_RX #1						
L1	PB8	LFXTAL_N			US1_CS #0						
L2	PC5	ACMP0_C H5		LETIM0_OUT1 #3 PCNT1_S1IN #0	US2_CS #0						
L3	PA14			TIM2_CC2 #1							
L4	IOVDD_1	Digital IO po	ower supply 1.								
L5	PB11	DAC0_OU T0		LETIM0_OUT0 #1							
L6	PB12	DAC0_OU T1		LETIM0_OUT1 #1							
L7	AVSS_2	Analog grou	ind 2.	- -	- -	·					
L8	PB13	HFXTAL_ P			LEU0_TX #1						
L9	PB14	HFXTAL_ N		LEU0_RX #1							
L10	AVDD_0	Analog pow	er supply 0.								
L11	PD0	ADC0_CH 0		PCNT2_S0IN #0	US1_TX #1						

Alternate					LOCATION
Functionality	0	1	2	3	Description
DAC0_OUT0	PB11				Digital to Analog Converter DAC0 output channel number 0.
DAC0_OUT1	PB12				Digital to Analog Converter DAC0 output channel number 1.
					Debug-interface Serial Wire clock input.
DBG_SWCLK	PF0	PF0			Note that this function is enabled to pin out of reset, and has a built-in pull down.
					Debug-interface Serial Wire data input / output.
DBG_SWDIO	PF1	PF1			Note that this function is enabled to pin out of reset, and has a built-in pull up.
					Debug-interface Serial Wire viewer Output.
DBG_SWO	PF2	PC15			Note that this function is not enabled after reset, and must be enabled by software to be used.
EBI_AD00	PE8				External Bus Interface (EBI) address and data input / output pin 00.
EBI_AD01	PE9				External Bus Interface (EBI) address and data input / output pin 01.
EBI_AD02	PE10				External Bus Interface (EBI) address and data input / output pin 02.
EBI_AD03	PE11				External Bus Interface (EBI) address and data input / output pin 03.
EBI_AD04	PE12				External Bus Interface (EBI) address and data input / output pin 04.
EBI_AD05	PE13				External Bus Interface (EBI) address and data input / output pin 05.
EBI_AD06	PE14				External Bus Interface (EBI) address and data input / output pin 06.
EBI_AD07	PE15				External Bus Interface (EBI) address and data input / output pin 07.
EBI_AD08	PA15				External Bus Interface (EBI) address and data input / output pin 08.
EBI_AD09	PA0				External Bus Interface (EBI) address and data input / output pin 09.
EBI_AD10	PA1				External Bus Interface (EBI) address and data input / output pin 10.
EBI_AD11	PA2				External Bus Interface (EBI) address and data input / output pin 11.
EBI_AD12	PA3				External Bus Interface (EBI) address and data input / output pin 12.
EBI_AD13	PA4				External Bus Interface (EBI) address and data input / output pin 13.
EBI_AD14	PA5				External Bus Interface (EBI) address and data input / output pin 14.
EBI_AD15	PA6				External Bus Interface (EBI) address and data input / output pin 15.
EBI_ALE	PF3				External Bus Interface (EBI) Address Latch Enable output.

## 5.7 EFM32G840 (QFN64)

# 5.7.1 Pinout

The EFM32G840 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the \*\_ROUTE register in the module in question.




Figure 5.7. EFM32G840 Pinout (top view, not to scale)

#### Table 5.19. Device Pinout

QFN64 P	in# and Name		Pin Alternate	Functionality / Description	
Pin #	Pin Name	Analog	Timers	Communication	Other
0	VSS	Ground.			
1	PA0	LCD_SEG13	TIM0_CC0 #0/1	I2C0_SDA #0	
2	PA1	LCD_SEG14	TIM0_CC1 #0/1	I2C0_SCL #0	CMU_CLK1 #0
3	PA2	LCD_SEG15	TIM0_CC2 #0/1		CMU_CLK0 #0
4	PA3	LCD_SEG16	TIM0_CDTI0 #0		
5	PA4	LCD_SEG17	TIM0_CDTI1 #0		

Alternate					LOCATION
Functionality	0	1	2	3	Description
LCD_SEG9	PE13				LCD segment line 9. Segments 8, 9, 10 and 11 are controlled by SEGEN2.
LCD_SEG10	PE14				LCD segment line 10. Segments 8, 9, 10 and 11 are controlled by SEGEN2.
LCD_SEG11	PE15				LCD segment line 11. Segments 8, 9, 10 and 11 are controlled by SEGEN2.
LCD_SEG12	PA15				LCD segment line 12. Segments 12, 13, 14 and 15 are controlled by SEGEN3.
LCD_SEG13	PA0				LCD segment line 13. Segments 12, 13, 14 and 15 are controlled by SEGEN3.
LCD_SEG14	PA1				LCD segment line 14. Segments 12, 13, 14 and 15 are controlled by SEGEN3.
LCD_SEG15	PA2				LCD segment line 15. Segments 12, 13, 14 and 15 are controlled by SEGEN3.
LCD_SEG16	PA3				LCD segment line 16. Segments 16, 17, 18 and 19 are con- trolled by SEGEN4.
LCD_SEG17	PA4				LCD segment line 17. Segments 16, 17, 18 and 19 are con- trolled by SEGEN4.
LCD_SEG18	PA5				LCD segment line 18. Segments 16, 17, 18 and 19 are con- trolled by SEGEN4.
LCD_SEG19	PA6				LCD segment line 19. Segments 16, 17, 18 and 19 are con- trolled by SEGEN4.
LCD_SEG20	PB3				LCD segment line 20. Segments 20, 21, 22 and 23 are con- trolled by SEGEN5.
LCD_SEG21	PB4				LCD segment line 21. Segments 20, 21, 22 and 23 are con- trolled by SEGEN5.
LCD_SEG22	PB5				LCD segment line 22. Segments 20, 21, 22 and 23 are con- trolled by SEGEN5.
LCD_SEG23	PB6				LCD segment line 23. Segments 20, 21, 22 and 23 are con- trolled by SEGEN5.
LETIM0_OUT0	PD6	PB11	PF0	PC4	Low Energy Timer LETIM0, output channel 0.
LETIM0_OUT1	PD7	PB12	PF1	PC5	Low Energy Timer LETIM0, output channel 1.
LEU0_RX	PD5	PB14	PE15		LEUART0 Receive input.
LEU0_TX	PD4	PB13	PE14		LEUART0 Transmit output. Also used as receive input in half duplex communication.
LEU1_RX	PC7	PA6			LEUART1 Receive input.
LEU1_TX	PC6	PA5			LEUART1 Transmit output. Also used as receive input in half duplex communication.
LFXTAL_N	PB8				Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.
LFXTAL_P	PB7				Low Frequency Crystal (typically 32.768 kHz) positive pin.
PCNT0_S0IN	PC13				Pulse Counter PCNT0 input number 0.
PCNT0_S1IN	PC14				Pulse Counter PCNT0 input number 1.

Alternate					LOCATION
Functionality	0	1	2	3	Description
DAC0_OUT0	PB11				Digital to Analog Converter DAC0 output channel number 0.
DAC0_OUT1	PB12				Digital to Analog Converter DAC0 output channel number 1.
					Debug-interface Serial Wire clock input.
DBG_SWCLK	PF0	PF0			Note that this function is enabled to pin out of reset, and has a built-in pull down.
					Debug-interface Serial Wire data input / output.
DBG_SWDIO	PF1	PF1			Note that this function is enabled to pin out of reset, and has a built-in pull up.
					Debug-interface Serial Wire viewer Output.
DBG_SWO	PF2	PC15			Note that this function is not enabled after reset, and must be enabled by software to be used.
EBI_AD00	PE8				External Bus Interface (EBI) address and data input / output pin 00.
EBI_AD01	PE9				External Bus Interface (EBI) address and data input / output pin 01.
EBI_AD02	PE10				External Bus Interface (EBI) address and data input / output pin 02.
EBI_AD03	PE11				External Bus Interface (EBI) address and data input / output pin 03.
EBI_AD04	PE12				External Bus Interface (EBI) address and data input / output pin 04.
EBI_AD05	PE13				External Bus Interface (EBI) address and data input / output pin 05.
EBI_AD06	PE14				External Bus Interface (EBI) address and data input / output pin 06.
EBI_AD07	PE15				External Bus Interface (EBI) address and data input / output pin 07.
EBI_AD08	PA15				External Bus Interface (EBI) address and data input / output pin 08.
EBI_AD09	PA0				External Bus Interface (EBI) address and data input / output pin 09.
EBI_AD10	PA1				External Bus Interface (EBI) address and data input / output pin 10.
EBI_AD11	PA2				External Bus Interface (EBI) address and data input / output pin 11.
EBI_AD12	PA3				External Bus Interface (EBI) address and data input / output pin 12.
EBI_AD13	PA4				External Bus Interface (EBI) address and data input / output pin 13.
EBI_AD14	PA5				External Bus Interface (EBI) address and data input / output pin 14.
EBI_AD15	PA6				External Bus Interface (EBI) address and data input / output pin 15.
EBI_ALE	PF3				External Bus Interface (EBI) Address Latch Enable output.




Figure 6.4. BGA112 PCB Stencil Design

# Table 6.3. BGA112 PCB Stencil Design Dimensions (Dimensions in mm)

Symbol	Dim. (mm)
а	0.33
b	0.80
d	8.00
е	8.00

# Note:

1. The drawings are not to scale.

2. All dimensions are in millimeters.

3. All drawings are subject to change without notice.

4. The PCB Land Pattern drawing is in compliance with IPC-7351B.

5. Stencil thickness 0.125 mm.

6. For detailed pin-positioning, see Pin Definitions.

# 8. TQFP64 Package Specifications

## 8.1 TQFP64 Package Dimensions




Figure 8.1. TQFP64

#### Note:

- 1. All dimensions & tolerancing confirm to ASME Y14.5M-1994.
- 2. The top package body size may be smaller than the bottom package body size.
- 3. Datum 'A,B', and 'B' to be determined at datum plane 'H'.
- 4. To be determined at seating place 'C'.
- 5. Dimension 'D1' and 'E1' do not include mold protrusions. Allowable protrusion is 0.25mm per side.'D1' and 'E1' are maximum plastic body size dimension including mold mismatch. Dimension 'D1' and'E1' shall be determined at datum plane 'H'.
- 6. Detail of Pin 1 indicatifier are option all but must be located within the zone indicated.
- 7. Dimension 'b' does not include dambar protrusion. Allowable dambar protrusion shall not cause thelead width to exceed the maximum 'b' dimension by more than 0.08 mm. Dambar can not be locatedon the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm.
- 8. Exact shape of each corner is optional.
- 9. These dimension apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 10. All dimensions are in millimeters.

DIM	MIN	NOM	MAX	DIM	MIN	NOM	MAX
A	_	1.10	1.20	L1		—	
A1	0.05	—	0.15	R1	0.08	—	—
A2	0.95	1.00	1.05	R2	0.08	_	0.20

### Table 8.1. QFP64 (Dimensions in mm)

DIM	MIN	NOM	MAX	DIM	MIN	NOM	MAX
b	0.17	0.22	0.27	S	0.20	_	—
b1	0.17	0.20	0.23	θ	0°	3.5°	7°
с	0.09		0.20	θ1	0°		_
C1	0.09		0.16	θ2	11°	12°	13°
D	12.0 BSC		θ3	11°	12°	13°	
D1	10.0 BSC						
е	0.50 BSC						
E	12.0 BSC						
E1	10.0 BSC						
L	0.45 0.60 0.75		0.75				

The TQFP64 Package is 10 by 10 mm in size and has a 0.5 mm pin pitch.

The TQFP64 Package uses Nickel-Palladium-Gold preplated leadframe.

All EFM32 packages are RoHS compliant and free of Bromine (Br) and Antimony (Sb).

For additional Quality and Environmental information, please see: http://www.silabs.com/support/quality/pages/default.aspx.

Symbol	Min	Nom	Мах	
e	0.50 BSC			
L	0.40	0.45	0.50	
L1	0.00	_	0.10	
ааа	0.10			
bbb	0.10			
ССС	0.10			
ddd	0.05			
eee	0.08			

The QFN64 Package uses Nickel-Palladium-Gold preplated leadframe.

All EFM32 packages are RoHS compliant and free of Bromine (Br) and Antimony (Sb).

For additional Quality and Environmental information, please see: http://www.silabs.com/support/quality/pages/default.aspx.

# 11.3 QFN32 Package Marking

In the illustration below package fields and position are shown.

