

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	EBI/EMI, I ² C, IrDA, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	90
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	•
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.98V ~ 3.8V
Data Converters	A/D 8x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	112-LFBGA
Supplier Device Package	112-BGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32g290f32g-e-bga112

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




Figure 4.15. Typical High-Level Output Current, 2V Supply Voltage




Figure 4.18. Typical Low-Level Output Current, 3.8V Supply Voltage

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
		28 MHz frequency band	27.16	28	28.84	MHz
		21 MHz frequency band	20.37	21	21.63	MHz
Oscillation frequency, V _{DD} = 3.0	<i>c</i>	14 MHz frequency band	13.58	14	14.42	MHz
V, T _{AMB} =25 °C	fHFRCO	11 MHz frequency band	10.67	11	11.33	MHz
		7 MHz frequency band	6.402	6.6 ¹	6.798	MHz
		1 MHz frequency band	1.164	1.2 ²	1.236	MHz
Settling time	turnee w	After start-up, f _{HFRCO} = 14 MHz	—	0.6	—	Cycles
	^t HFRCO_settling	After band switch	_	25	—	Cycles
		f _{HFRCO} = 28 MHz	_	158	190	μA
		f _{HFRCO} = 21 MHz		125	155	μA
Current consumption (Produc-	1	f _{HFRCO} = 14 MHz	—	99	120	μA
tion test condition = 14 MHz)	I _{HFRCO}	f _{HFRCO} = 11 MHz	—	88	110	μA
		f _{HFRCO} = 6.6 MHz	—	72	90	μA
		f _{HFRCO} = 1.2 MHz	—	24	32	μA
Duty cycle	DC _{HFRCO}	f _{HFRCO} = 14 MHz	48.5	50	51	%
Frequency step for LSB change in TUNING value	TUNESTEP _{HFRCO}		—	0.3 ³	—	%

Table 4.11. HFRCO

Note:

1. For devices with prod. rev. < 19, Typ = 7 MHz and Min/Max values not applicable.

2. For devices with prod. rev. < 19, Typ = 1 MHz and Min/Max values not applicable.

3. The TUNING field in the CMU_HFRCOCTRL register may be used to adjust the HFRCO frequency. There is enough adjustment range to ensure that the frequency bands above 7 MHz will always have some overlap across supply voltage and temperature. By using a stable frequency reference such as the LFXO or HFXO, a firmware calibration routine can vary the TUNING bits and the frequency band to maintain the HFRCO frequency at any arbitrary value between 7 MHz and 28 MHz across operating conditions.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Signal-to-Noise Ratio (SNR)		200 kSamples/s, 12 bit, differen- tial, V _{DD} reference,ADC_CLK = 7 MHz, BIASPROG = 0x747	63	69	_	dB
		200 kSamples/s, 12 bit, differen- tial, 2xV _{DD} reference,ADC_CLK = 7 MHz, BIASPROG = 0x747	_	70	_	dB




Figure 4.31. ADC Differential Linearity Error vs Code, VDD = 3V, Temp = 25°C

Table 5.1. Device Pinout

QFN32 P	in# and Name		Pin Alternate	Functionality / Description					
Pin #	Pin Name	Analog	Timers	Communication	Other				
0	VSS	Ground.							
1	PA0		TIM0_CC0 #0/1	I2C0_SDA #0					
2	PA1		TIM0_CC1 #0/1	I2C0_SCL #0	CMU_CLK1 #0				
3	PA2		TIM0_CC2 #0/1		CMU_CLK0 #0				
4	IOVDD_1	Digital IO powe	er supply 1.						
5	PC0	ACMP0_CH0	PCNT0_S0IN #2	US1_TX #0					
6	PC1	ACMP0_CH1	PCNT0_S1IN #2	US1_RX #0					
7	PB7	LFXTAL_P		US1_CLK #0					
8	PB8	LFXTAL_N		US1_CS #0					
9	RESETn		Reset input, active low.To apply an external reset source to this pin, it is required to only drive this pin low luring reset, and let the internal pull-up ensure that reset is released.						
10	PB11	DAC0_OUT0	LETIM0_OUT0 #1						
11	AVDD_2	Analog power	supply 2.						
12	PB13	HFXTAL_P		LEU0_TX #1					
13	PB14	HFXTAL_N							
14	IOVDD_3	Digital IO powe	er supply 3.						
15	AVDD_0	Analog power	supply 0.						
16	PD4	ADC0_CH4		LEU0_TX #0					
17	PD5	ADC0_CH5		LEU0_RX #0					
18	PD6	ADC0_CH6	LETIM0_OUT0 #0	I2C0_SDA #1					
19	PD7	ADC0_CH7	LETIM0_OUT1 #0	I2C0_SCL #1					
20	VDD_DREG	Power supply f	or on-chip voltage regulator.						
21	DECOUPLE	Decouple outpo pin.	ut for on-chip voltage regulator.	An external capacitance of siz	$e C_{DECOUPLE}$ is required at this				
22	PC13	ACMP1_CH5	TIM0_CDTI0 #1/3 TIM1_CC0 #0 PCNT0_S0IN #0						
23	PC14	ACMP1_CH6	TIM0_CDTI1 #1/3 TIM1_CC1 #0 PCNT0_S1IN #0						
24	PC15	ACMP1_CH7	TIM0_CDTI2 #1/3 TIM1_CC2 #0		DBG_SWO #1				
25	PF0		LETIM0_OUT0 #2		DBG_SWCLK #0/1				
26	PF1		LETIM0_OUT1 #2		DBG_SWDIO #0/1				
27	PF2				ACMP1_O #0 DBG_SWO #0				
28	IOVDD_5	Digital IO power supply 5.							
29	PE10		TIM1_CC0 #1	US0_TX #0	BOOT_TX				
30	PE11		TIM1_CC1 #1	US0_RX #0	BOOT_RX				

Alternate					LOCATION
Functionality	0	1	2	3	Description
TIM1_CC0	PC13	PE10			Timer 1 Capture Compare input / output channel 0.
TIM1_CC1	PC14	PE11			Timer 1 Capture Compare input / output channel 1.
TIM1_CC2	PC15	PE12			Timer 1 Capture Compare input / output channel 2.
TIM2_CC0	PA8		PC8		Timer 2 Capture Compare input / output channel 0.
TIM2_CC1	PA9		PC9		Timer 2 Capture Compare input / output channel 1.
TIM2_CC2	PA10		PC10		Timer 2 Capture Compare input / output channel 2.
US0_CLK	PE12		PC9		USART0 clock input / output.
US0_CS	PE13		PC8		USART0 chip select input / output.
					USART0 Asynchronous Receive.
US0_RX	PE11		PC10		USART0 Synchronous mode Master Input / Slave Output (MI-SO).
	0540		D011		USART0 Asynchronous Transmit.Also used as receive input in half duplex communication.
US0_TX	PE10		PC11		USART0 Synchronous mode Master Output / Slave Input (MOSI).
US1_CLK	PB7	PD2			USART1 clock input / output.
US1_CS	PB8	PD3			USART1 chip select input / output.
					USART1 Asynchronous Receive.
US1_RX	PC1	PD1			USART1 Synchronous mode Master Input / Slave Output (MI-SO).
					USART1 Asynchronous Transmit.Also used as receive input in half duplex communication.
US1_TX	PC0	PD0			USART1 Synchronous mode Master Output / Slave Input (MOSI).
US2_CLK	PC4				USART2 clock input / output.
US2_CS	PC5				USART2 chip select input / output.
					USART2 Asynchronous Receive.
US2_RX	PC3				USART2 Synchronous mode Master Input / Slave Output (MI-SO).
	Dee				USART2 Asynchronous Transmit.Also used as receive input in half duplex communication.
US2_TX	PC2				USART2 Synchronous mode Master Output / Slave Input (MOSI).

5.3.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32G230 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	PA15		_		_	PA10	PA8	PA8 —	_	PA6	PA5	PA4	PA3	PA2	PA1	PA0
Port B	_	PB14	PB13	PB12	PB11	_	_	PB8	PB7	_	_	_	_	_	_	—
Port C	PC15	PC14	PC13	PC12	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
Port D	_		_	_	_	_	_	PD8	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
Port E	PE15	PE14	PE13	PE12	PE11	PE10	PE9	PE8	—	_	—	—	_	_	—	—
Port F	_		_	_	_	_	_	_	_	_	PF5	PF4	PF3	PF2	PF1	PF0

Table 5.9. GPIO Pinout

	12 Pin# and Name		F	Pin Alternate Functionality	/ / Description	
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other
A6	PF7			TIM0_CC1 #2	U0_RX #0	
A7	PF5		EBI_REn #0	TIM0_CDTI2 #2		
A8	PF4		EBI_WEn #0	TIM0_CDTI1 #2		
A9	PE4				US0_CS #1	
A10	PC14	ACMP1_C H6		TIM0_CDTI1 #1/3 TIM1_CC1 #0 PCNT0_S1IN #0	U0_TX #3	
A11	PC15	ACMP1_C H7		TIM0_CDTI2 #1/3 TIM1_CC2 #0	U0_RX #3	DBG_SWO #1
B1	PA15		EBI_AD08 #0			
B2	PE13		EBI_AD05 #0		US0_CS #0	ACMP0_O #0
B3	PE11		EBI_AD03 #0	TIM1_CC1 #1	US0_RX #0	BOOT_RX
B4	PE8		EBI_AD00 #0	PCNT2_S0IN #1		
B5	PD11		EBI_CS2 #0			
B6	PF8			TIM0_CC2 #2		
B7	PF6			TIM0_CC0 #2	U0_TX #0	
B8	PF3		EBI_ALE #0	TIM0_CDTI0 #2		
B9	PE5				US0_CLK #1	
B10	PC12	ACMP1_C H4				CMU_CLK0 #1
B11	PC13	ACMP1_C H5		TIM0_CDTI0 #1/3 TIM1_CC0 #0 PCNT0_S0IN #0		
C1	PA1		EBI_AD10 #0	TIM0_CC1 #0/1	I2C0_SCL #0	CMU_CLK1 #0
C2	PA0		EBI_AD09 #0	TIM0_CC0 #0/1	I2C0_SDA #0	
C3	PE10		EBI_AD02 #0	TIM1_CC0 #1	US0_TX #0	BOOT_TX
C4	PD13					
C5	PD12		EBI_CS3 #0			
C6	PF9					
C7	VSS	Ground.				
C8	PF2		EBI_ARDY #0			ACMP1_O #0 DBG_SWO #0
C9	PE6				US0_RX #1	
C10	PC10	ACMP1_C H2		TIM2_CC2 #2	US0_RX #2	
C11	PC11	ACMP1_C H3			US0_TX #2	
D1	PA3		EBI_AD12 #0	TIM0_CDTI0 #0	U0_TX #2	
D2	PA2		EBI_AD11 #0	TIM0_CC2 #0/1		CMU_CLK0 #0

	12 Pin# and Name		Pi	n Alternate Functionalit	y / Description							
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other						
K5	PA11											
K6	RESETn		Reset input, active low.To apply an external reset source to this pin, it is required to only drive this pin low durir eset, and let the internal pull-up ensure that reset is released.									
K7	AVSS_1	Analog grou	ind 1.									
K8	AVDD_2	Analog pow	er supply 2.									
K9	AVDD_1	Analog pow	er supply 1.									
K10	AVSS_0	Analog grou	nalog ground 0.									
K11	PD1	ADC0_CH 1		TIM0_CC0 #3 PCNT2_S1IN #0	US1_RX #1							
L1	PB8	LFXTAL_N			US1_CS #0							
L2	PC5	ACMP0_C H5		LETIM0_OUT1 #3 PCNT1_S1IN #0	US2_CS #0							
L3	PA14			TIM2_CC2 #1								
L4	IOVDD_1	Digital IO po	ower supply 1.									
L5	PB11	DAC0_OU T0		LETIM0_OUT0 #1								
L6	PB12	DAC0_OU T1		LETIM0_OUT1 #1								
L7	AVSS_2	Analog grou	ind 2.	- -	- -	·						
L8	PB13	HFXTAL_ P			LEU0_TX #1							
L9	PB14	HFXTAL_ N			LEU0_RX #1							
L10	AVDD_0	Analog pow	er supply 0.									
L11	PD0	ADC0_CH 0		PCNT2_S0IN #0	US1_TX #1							

Alternate					LOCATION
Functionality	0	1	2	3	Description
LCD_SEG9	PE13				LCD segment line 9. Segments 8, 9, 10 and 11 are controlled by SEGEN2.
LCD_SEG10	PE14				LCD segment line 10. Segments 8, 9, 10 and 11 are controlled by SEGEN2.
LCD_SEG11	PE15				LCD segment line 11. Segments 8, 9, 10 and 11 are control- led by SEGEN2.
LCD_SEG12	PA15				LCD segment line 12. Segments 12, 13, 14 and 15 are con- trolled by SEGEN3.
LCD_SEG13	PA0				LCD segment line 13. Segments 12, 13, 14 and 15 are con- trolled by SEGEN3.
LCD_SEG14	PA1				LCD segment line 14. Segments 12, 13, 14 and 15 are con- trolled by SEGEN3.
LCD_SEG15	PA2				LCD segment line 15. Segments 12, 13, 14 and 15 are con- trolled by SEGEN3.
LCD_SEG16	PA3				LCD segment line 16. Segments 16, 17, 18 and 19 are con- trolled by SEGEN4.
LCD_SEG17	PA4				LCD segment line 17. Segments 16, 17, 18 and 19 are con- trolled by SEGEN4.
LCD_SEG18	PA5				LCD segment line 18. Segments 16, 17, 18 and 19 are con- trolled by SEGEN4.
LCD_SEG19	PA6				LCD segment line 19. Segments 16, 17, 18 and 19 are con- trolled by SEGEN4.
LCD_SEG20	PB3				LCD segment line 20. Segments 20, 21, 22 and 23 are con- trolled by SEGEN5.
LCD_SEG21	PB4				LCD segment line 21. Segments 20, 21, 22 and 23 are con- trolled by SEGEN5.
LCD_SEG22	PB5				LCD segment line 22. Segments 20, 21, 22 and 23 are con- trolled by SEGEN5.
LCD_SEG23	PB6				LCD segment line 23. Segments 20, 21, 22 and 23 are con- trolled by SEGEN5.
LETIM0_OUT0	PD6	PB11	PF0	PC4	Low Energy Timer LETIM0, output channel 0.
LETIM0_OUT1	PD7	PB12	PF1	PC5	Low Energy Timer LETIM0, output channel 1.
LEU0_RX	PD5	PB14	PE15		LEUART0 Receive input.
LEU0_TX	PD4	PB13	PE14		LEUART0 Transmit output. Also used as receive input in half duplex communication.
LEU1_RX	PC7	PA6			LEUART1 Receive input.
LEU1_TX	PC6	PA5			LEUART1 Transmit output. Also used as receive input in half duplex communication.
LFXTAL_N	PB8				Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.
LFXTAL_P	PB7				Low Frequency Crystal (typically 32.768 kHz) positive pin.
PCNT0_S0IN	PC13				Pulse Counter PCNT0 input number 0.
PCNT0_S1IN	PC14				Pulse Counter PCNT0 input number 1.

	64 Pin# and Name		Pin Alternate	Functionality / Description	
Pin #	Pin Name	Analog	Timers	Communication	Other
38	PC7	ACMP0_CH7		LEU1_RX #0 I2C0_SCL #2	
39	VDD_DREG	Power supply f	or on-chip voltage regulator.		
40	DECOUPLE	Decouple outp pin.	ut for on-chip voltage regulator.	An external capacitance of size	e C _{DECOUPLE} is required at this
41	PE4	LCD_COM0		US0_CS #1	
42	PE5	LCD_COM1		US0_CLK #1	
43	PE6	LCD_COM2		US0_RX #1	
44	PE7	LCD_COM3		US0_TX #1	
45	PC12	ACMP1_CH4			CMU_CLK0 #1
46	PC13	ACMP1_CH5	TIM0_CDTI0 #1/3 TIM1_CC0 #0 PCNT0_S0IN #0		
47	PC14	ACMP1_CH6	TIM0_CDTI1 #1/3 TIM1_CC1 #0 PCNT0_S1IN #0		
48	PC15	ACMP1_CH7	TIM0_CDTI2 #1/3 TIM1_CC2 #0		DBG_SWO #1
49	PF0		LETIM0_OUT0 #2		DBG_SWCLK #0/1
50	PF1		LETIM0_OUT1 #2		DBG_SWDIO #0/1
51	PF2	LCD_SEG0			ACMP1_O #0 DBG_SWO #0
52	PF3	LCD_SEG1	TIM0_CDTI0 #2		
53	PF4	LCD_SEG2	TIM0_CDTI1 #2		
54	PF5	LCD_SEG3	TIM0_CDTI2 #2		
55	IOVDD_5	Digital IO powe	er supply 5.		
56	VSS	Ground.			
57	PE8	LCD_SEG4	PCNT2_S0IN #1		
58	PE9	LCD_SEG5	PCNT2_S1IN #1		
59	PE10	LCD_SEG6	TIM1_CC0 #1	US0_TX #0	BOOT_TX
60	PE11	LCD_SEG7	TIM1_CC1 #1	US0_RX #0	BOOT_RX
61	PE12	LCD_SEG8	TIM1_CC2 #1	US0_CLK #0	
62	PE13	LCD_SEG9		US0_CS #0	ACMP0_O #0
63	PE14	LCD_SEG10		LEU0_TX #2	
64	PE15	LCD_SEG11		LEU0_RX #2	

	P100 Pin# d Name	Pin Alternate Functionality / Description							
Pin #	Pin Name	Analog	alog EBI Timers Communication Other						
100	PA15	LCD_SEG 12	EBI_AD08 #0						

	I2 Pin# and Name		/ Description			
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other
L2	PC5	ACMP0_C H5		LETIM0_OUT1 #3 PCNT1_S1IN #0	US2_CS #0	
L3	PA14	LCD_BEX T		TIM2_CC2 #1		
L4	IOVDD_1	Digital IO po	ower supply 1.			
L5	PB11	DAC0_OU T0		LETIM0_OUT0 #1		
L6	PB12	DAC0_OU T1		LETIM0_OUT1 #1		
L7	AVSS_2	Analog grou	ind 2.			
L8	PB13	HFXTAL_ P			LEU0_TX #1	
L9	PB14	HFXTAL_ N			LEU0_RX #1	
L10	AVDD_0	Analog pow	er supply 0.	·		
L11	PD0	ADC0_CH 0		PCNT2_S0IN #0	US1_TX #1	

Alternate					LOCATION	
Functionality	0	1	2	3	Description	
LCD_SEG30	PD11				LCD segment line 30. Segments 28, 29, 30 and 31 are con- trolled by SEGEN7.	
LCD_SEG31	PD12				LCD segment line 31. Segments 28, 29, 30 and 31 are con- trolled by SEGEN7.	
LCD_SEG32	PB0				LCD segment line 32. Segments 32, 33, 34 and 35 are con- trolled by SEGEN8.	
LCD_SEG33	PB1				LCD segment line 33. Segments 32, 33, 34 and 35 are controlled by SEGEN8.	
LCD_SEG34	PB2				LCD segment line 34. Segments 32, 33, 34 and 35 are controlled by SEGEN8.	
LCD_SEG35	PA7				LCD segment line 35. Segments 32, 33, 34 and 35 are controlled by SEGEN8.	
LCD_SEG36	PA8				LCD segment line 36. Segments 36, 37, 38 and 39 are con- trolled by SEGEN9.	
LCD_SEG37	PA9				LCD segment line 37. Segments 36, 37, 38 and 39 are con- trolled by SEGEN9.	
LCD_SEG38	PA10				LCD segment line 38. Segments 36, 37, 38 and 39 are con- trolled by SEGEN9.	
LCD_SEG39	PA11				LCD segment line 39. Segments 36, 37, 38 and 39 are con- trolled by SEGEN9.	
LETIM0_OUT0	PD6	PB11	PF0	PC4	Low Energy Timer LETIM0, output channel 0.	
LETIM0_OUT1	PD7	PB12	PF1	PC5	Low Energy Timer LETIM0, output channel 1.	
LEU0_RX	PD5	PB14	PE15		LEUART0 Receive input.	
LEU0_TX	PD4	PB13	PE14		LEUART0 Transmit output. Also used as receive input in half duplex communication.	
LEU1_RX	PC7	PA6			LEUART1 Receive input.	
LEU1_TX	PC6	PA5			LEUART1 Transmit output. Also used as receive input in half duplex communication.	
LFXTAL_N	PB8				Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.	
LFXTAL_P	PB7				Low Frequency Crystal (typically 32.768 kHz) positive pin.	
PCNT0_S0IN	PC13	PE0	PC0		Pulse Counter PCNT0 input number 0.	
PCNT0_S1IN	PC14	PE1	PC1		Pulse Counter PCNT0 input number 1.	
PCNT1_S0IN	PC4	PB3			Pulse Counter PCNT1 input number 0.	
PCNT1_S1IN	PC5	PB4			Pulse Counter PCNT1 input number 1.	
PCNT2_S0IN	PD0	PE8			Pulse Counter PCNT2 input number 0.	
PCNT2_S1IN	PD1	PE9			Pulse Counter PCNT2 input number 1.	
TIM0_CC0	PA0	PA0	PF6	PD1	Timer 0 Capture Compare input / output channel 0.	
TIM0_CC1	PA1	PA1	PF7	PD2	Timer 0 Capture Compare input / output channel 1.	
TIM0_CC2	PA2	PA2	PF8	PD3	Timer 0 Capture Compare input / output channel 2.	
TIM0_CDTI0	PA3	PC13	PF3	PC13	Timer 0 Complimentary Deat Time Insertion channel 0.	

6.2 BGA112 PCB Layout




Figure 6.2. BGA112 PCB Land Pattern

Table 6.1. BGA112 PCB Land Pattern Dimensions (Dimensions in mm)

Symbol	Dim. (mm)	
а	0.35	
b	0.80	
d	8.00	
e	8.00	




Figure 6.3. BGA112 PCB Solder Mask

Table 6.2. BGA112 PCB Solder Mask Dimensions (Dimensions in mm)

Symbol	Dim. (mm)
а	0.48
b	0.80
d	8.00
e	8.00

		SYMBOL	MIN	NOM	МАХ		
	x	D		16 BSC			
	у	E		16 BSC			
body size	x	D1	14 BSC				
body size	у	E1		14 BSC			
lead pitcl	ו	e	0.5 BSC				
		L	0.45	0.6	0.75		
footprint		L1	1 REF				
		θ	0°	3.5°	7°		
		θ1	0°	—	—		
		θ2	11º	12º	13°		
	θ3	11°	12°	13°			
		R1	0.08	_	—		
		R1	0.08	_	0.2		
		S	0.2	—	—		
package edge tolerancelead edge tolerancecoplanaritylead offsetmold flatness		aaa	0.2				
		bbb	0.2				
		ссс	0.08				
		ddd	0.08				
		eee	0.05				

The LQFP100 Package uses Nickel-Palladium-Gold preplated leadframe.

All EFM32 packages are RoHS compliant and free of Bromine (Br) and Antimony (Sb).

For additional Quality and Environmental information, please see: http://www.silabs.com/support/quality/pages/default.aspx

10. QFN64 Package Specifications

10.1 QFN64 Package Dimensions




Figure 10.1. QFN64


Note:

- 1. Dimensioning & tolerancing confirm to ASME Y14.5M-1994.
- 2. All dimensions are in millimeters. Angles are in degrees.
- 3. Dimension 'b' applies to metallized terminal and is measured between 0.25 mm and 0.30 mm from the terminal tip. Dimension L1 represents terminal full back from package edge up to 0.1 mm isacceptable.
- 4. Coplanarity applies to the exposed heat slug as well as the terminal.
- 5. Radius on terminal is optional.

Table 10.1.	QFN64	(Dimensions in mm)
-------------	-------	--------------------

Symbol	Min	Nom	Мах	
A	0.80	0.85	0.90	
A1	0.00	_	0.05	
A3		0.203 REF		
b	0.25	0.30	0.35	
D	9.00 BSC			
E	9.00 BSC			
D2	7.10	7.20	7.30	
E2	7.10	7.20	7.30	

Symbol	Dim. (mm)	Symbol	Dim. (mm)
d	8.90	_	-






Table 10.4. QFN64 PCB Stencil Design Dimensions (Dimensions in mm)

Symbol	Dim. (mm)	Symbol	Dim. (mm)
а	0.75	e	8.90
b	0.22	х	2.70
С	0.50	у	2.70
d	8.90	Z	0.80

Note:

- 1. The drawings are not to scale.
- 2. All dimensions are in millimeters.
- 3. All drawings are subject to change without notice.
- 4. The PCB Land Pattern drawing is in compliance with IPC-7351B.
- 5. Stencil thickness 0.125 mm.
- 6. For detailed pin-positioning, see Pin Definitions.

13.2 Revision 2.00

May 10th, 2017

Consolidated all EFM32G data sheets:

- EFM32G200
- EFM32G210
- EFM32G222
- EFM32G230
- EFM32G232
- EFM32G280
- EFM32G290
- EFM32G840
- EFM32G842
- EFM32G880
- EFM32G890

New formatting throughout.

Added 1. Feature List.

Updated ordering codes in 2. Ordering Information for Revision E and tape and reel.

Added Figure 2.1 Ordering Code Decoder on page 5.

Separated Memory Map figure into Figure 3.2 System Address Space with Core and Code Space Listing on page 27 and Figure 3.3 System Address Space with Peripheral Listing on page 28 for readability.

Removed footnote for storage temperature range in 4.2 Absolute Maximum Ratings.

In 4.6 Power Management:

- Updated EM0 condition for V_{BODextthr-} specification.
- Added V_{BODextthr-} in EM1 and EM2 specifications.
- Updated EM0 condition for V_{BODextthr+} specification.

Updated Flash page erase time and device erase time in 4.7 Flash and added footnotes.

Updated figures in 4.9.3 LFRCO.

Updated figures and HFRCO current consumption typical values in 4.9.4 HFRCO.

In 4.10 Analog Digital Converter (ADC):

- · Updated test conditions, updated specifications, and added footnote for average active current.
- Added input bias current.
- · Added input offset current.
- · Updated ADC clock frequency.
- Updated SNR, SINAD and SFDR.
- Updated offset voltage.
- Updated missing codes.
- · Added gain error drift and offset error drift.
- Added VREF output voltage, VREF voltage drift, VREF temperature drift, VREF current consumption, and ADC and DAC VREF matching.

In 4.11 Digital Analog Converter (DAC):

- Updated I_{DAC} parameter, test conditions, and footnote.
- Added DAC load current specification to 4.11 Digital Analog Converter (DAC).
- Added VREF output voltage, VREF voltage drift, VREF temperature drift, VREF current consumption, and ADC and DAC VREF matching.

Updated ACMP active current (BIASPROG=0b1111, FULLBIAS=1 and HALFBIAS=0 in ACMPn_CTRL register) typical value in 4.12 Analog Comparator (ACMP).

Updated VCMP hysteresis typical value in 4.13 Voltage Comparator (VCMP).