




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                   |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                            |
| Core Processor             | ARM® Cortex®-M3                                                                                                                                                   |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                |
| Speed                      | 32MHz                                                                                                                                                             |
| Connectivity               | I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART                                                                                                                |
| Peripherals                | Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT                                                                                                                   |
| Number of I/O              | 53                                                                                                                                                                |
| Program Memory Size        | 128KB (128K x 8)                                                                                                                                                  |
| Program Memory Type        | FLASH                                                                                                                                                             |
| EEPROM Size                | -                                                                                                                                                                 |
| RAM Size                   | 16K x 8                                                                                                                                                           |
| Voltage - Supply (Vcc/Vdd) | 1.98V ~ 3.8V                                                                                                                                                      |
| Data Converters            | A/D 8x12b; D/A 2x12b                                                                                                                                              |
| Oscillator Type            | Internal                                                                                                                                                          |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                 |
| Mounting Type              | Surface Mount                                                                                                                                                     |
| Package / Case             | 64-TQFP                                                                                                                                                           |
| Supplier Device Package    | 64-TQFP (10x10)                                                                                                                                                   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32g842f128g-e-qfp64r">https://www.e-xfl.com/product-detail/silicon-labs/efm32g842f128g-e-qfp64r</a> |

### 3.2.4 EFM32G230

The features of the EFM32G230 is a subset of the feature set described in the EFM32G Reference Manual. The following table describes device specific implementation of the features.

**Table 3.4. EFM32G230 Configuration Summary**

| Module    | Configuration                            | Pin Connections                               |
|-----------|------------------------------------------|-----------------------------------------------|
| Cortex-M3 | Full configuration                       | NA                                            |
| DBG       | Full configuration                       | DBG_SWCLK, DBG_SWDIO, DBG_SWO                 |
| MSC       | Full configuration                       | NA                                            |
| DMA       | Full configuration                       | NA                                            |
| RMU       | Full configuration                       | NA                                            |
| EMU       | Full configuration                       | NA                                            |
| CMU       | Full configuration                       | CMU_OUT0, CMU_OUT1                            |
| WDOG      | Full configuration                       | NA                                            |
| PRS       | Full configuration                       | NA                                            |
| I2C0      | Full configuration                       | I2C0_SDA, I2C0_SCL                            |
| USART0    | Full configuration with IrDA             | US0_TX, US0_RX, US0_CLK, US0_CS               |
| USART1    | Full configuration                       | US1_TX, US1_RX, US1_CLK, US1_CS               |
| USART2    | Full configuration                       | US2_TX, US2_RX, US2_CLK, US2_CS               |
| LEUART0   | Full configuration                       | LEU0_TX, LEU0_RX                              |
| LEUART1   | Full configuration                       | LEU1_TX, LEU1_RX                              |
| TIMER0    | Full configuration with DTI              | TIM0_CC[2:0], TIM0_CDTI[2:0]                  |
| TIMER1    | Full configuration                       | TIM1_CC[2:0]                                  |
| TIMER2    | Full configuration                       | TIM2_CC[2:0]                                  |
| RTC       | Full configuration                       | NA                                            |
| LETIMER0  | Full configuration                       | LET0_O[1:0]                                   |
| PCNT0     | Full configuration, 8-bit count register | PCNT0_S[1:0]                                  |
| PCNT1     | Full configuration, 8-bit count register | PCNT1_S[1:0]                                  |
| PCNT2     | Full configuration, 8-bit count register | PCNT2_S[1:0]                                  |
| ACMP0     | Full configuration                       | ACMP0_CH[7:0], ACMP0_O                        |
| ACMP1     | Full configuration                       | ACMP1_CH[7:0], ACMP1_O                        |
| VCMP      | Full configuration                       | NA                                            |
| ADC0      | Full configuration                       | ADC0_CH[7:0]                                  |
| DAC0      | Full configuration                       | DAC0_OUT[1:0]                                 |
| AES       | Full configuration                       | NA                                            |
| GPIO      | 56 pins                                  | Available pins are shown in Table 4.3 (p. 57) |

|            |          |  |                              |
|------------|----------|--|------------------------------|
| 0x400e0400 |          |  | 0xffffffff                   |
| 0x400e0000 | AES      |  | 0xe0100000                   |
| 0x400cc400 |          |  | 0xe00fffff                   |
| 0x400cc000 | PRS      |  | CM3 Peripherals              |
| 0x400ca400 |          |  | 0xe0000000                   |
| 0x400ca000 | RMU      |  | 0xdfffffff                   |
| 0x400c8400 |          |  | 0x90000000                   |
| 0x400c8000 | CMU      |  | EBI Region 3                 |
| 0x400c6400 | EMU      |  | 0x8c000000                   |
| 0x400c6000 |          |  | EBI Region 2                 |
| 0x400c4000 | DMA      |  | 0x8bfffffff                  |
| 0x400c2000 | MSC      |  | 0x88000000                   |
| 0x400c0400 |          |  | EBI Region 1                 |
| 0x400c0000 |          |  | 0x87fffffff                  |
| 0x4008a400 | LCD      |  | 0x84000000                   |
| 0x4008a000 |          |  | EBI Region 0                 |
| 0x40088400 | WDOG     |  | 0x83fffffff                  |
| 0x40088000 |          |  | 0x80000000                   |
| 0x40086c00 | PCNT2    |  | 0x7fffffff                   |
| 0x40086800 | PCNT1    |  | 0x44000000                   |
| 0x40086400 | PCNT0    |  | 0x43fffffff                  |
| 0x40086000 |          |  | Peripherals (bit-band)       |
| 0x40084800 |          |  | 0x42000000                   |
| 0x40084400 | LEUART1  |  | 0x41fffffff                  |
| 0x40084000 | LEUART0  |  | 0x41000000                   |
| 0x40082400 |          |  | Peripherals                  |
| 0x40082000 | LETIMER0 |  | 0x40000000                   |
| 0x40080400 |          |  | 0x3fffffff                   |
| 0x40080000 | RTC      |  | 0x22000000                   |
| 0x40010c00 |          |  | 0x221fffff                   |
| 0x40010800 | TIMER2   |  | SRAM (bit-band)              |
| 0x40010400 | TIMER1   |  | 0x22000000                   |
| 0x40010000 | TIMER0   |  | 0x21fffffff                  |
| 0x4000e400 |          |  | 0x20004000                   |
| 0x4000e000 | UART0    |  | SRAM (16 kB)<br>(data space) |
| 0x4000cc00 |          |  | 0x20000000                   |
| 0x4000c800 | USART2   |  | 0x1fffffff                   |
| 0x4000c400 | USART1   |  |                              |
| 0x4000c000 | USART0   |  | Code                         |
| 0x4000a400 |          |  | 0x00000000                   |
| 0x4000a000 | I2C0     |  |                              |
| 0x40008400 |          |  |                              |
| 0x40008000 | EBI      |  |                              |
| 0x40007000 |          |  |                              |
| 0x40006000 | GPIO     |  |                              |
| 0x40004400 |          |  |                              |
| 0x40004000 | DAC0     |  |                              |
| 0x40002400 |          |  |                              |
| 0x40002000 | ADC0     |  |                              |
| 0x40001800 |          |  |                              |
| 0x40001400 | ACMP1    |  |                              |
| 0x40001000 | ACMP0    |  |                              |
| 0x40000400 |          |  |                              |
| 0x40000000 | VCMP     |  |                              |

**Figure 3.3. System Address Space with Peripheral Listing**




Figure 4.8. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 14 MHz




Figure 4.9. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 11 MHz

#### 4.4.4 EM3 Current Consumption




Figure 4.12. EM3 Current Consumption

#### 4.4.5 EM4 Current Consumption




Figure 4.13. EM4 Current Consumption

#### 4.5 Transition between Energy Modes

The transition times are measured from the trigger to the first clock edge in the CPU.

Table 4.4. Energy Modes Transitions

| Parameter                       | Symbol     | Min | Typ | Max | Unit             |
|---------------------------------|------------|-----|-----|-----|------------------|
| Transition time from EM1 to EM0 | $t_{EM10}$ | —   | 0   | —   | HFCORECLK cycles |
| Transition time from EM2 to EM0 | $t_{EM20}$ | —   | 2   | —   | $\mu s$          |
| Transition time from EM3 to EM0 | $t_{EM30}$ | —   | 2   | —   | $\mu s$          |
| Transition time from EM4 to EM0 | $t_{EM40}$ | —   | 163 | —   | $\mu s$          |

| Parameter                                                                                                                                    | Symbol         | Test Condition                                                         | Min                 | Typ                  | Max                  | Unit       |
|----------------------------------------------------------------------------------------------------------------------------------------------|----------------|------------------------------------------------------------------------|---------------------|----------------------|----------------------|------------|
| Output low voltage (Production test condition = 3.0 V, DRIVE-MODE = STANDARD)                                                                | $V_{IOOL}$     | Sinking 0.1 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = LOWEST       | —                   | $0.20 \times V_{DD}$ | —                    | V          |
|                                                                                                                                              |                | Sinking 0.1 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = LOWEST        | —                   | $0.10 \times V_{DD}$ | —                    | V          |
|                                                                                                                                              |                | Sinking 1 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = LOW            | —                   | $0.10 \times V_{DD}$ | —                    | V          |
|                                                                                                                                              |                | Sinking 1 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = LOW             | —                   | $0.05 \times V_{DD}$ | —                    | V          |
|                                                                                                                                              |                | Sinking 6 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = STANDARD       | —                   | —                    | $0.30 \times V_{DD}$ | V          |
|                                                                                                                                              |                | Sinking 6 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = STANDARD        | —                   | —                    | $0.20 \times V_{DD}$ | V          |
|                                                                                                                                              |                | Sinking 20 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = HIGH          | —                   | —                    | $0.35 \times V_{DD}$ | V          |
|                                                                                                                                              |                | Sinking 20 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = HIGH           | —                   | —                    | $0.25 \times V_{DD}$ | V          |
| Input leakage current                                                                                                                        | $I_{IOLEAK}$   | High Impedance IO connected to GROUND or $V_{DD}$                      | —                   | $\pm 0.1$            | $\pm 40$             | nA         |
| I/O pin pull-up resistor                                                                                                                     | $R_{PU}$       |                                                                        | —                   | 40                   | —                    | k $\Omega$ |
| I/O pin pull-down resistor                                                                                                                   | $R_{PD}$       |                                                                        | —                   | 40                   | —                    | k $\Omega$ |
| Internal ESD series resistor                                                                                                                 | $R_{IOESD}$    |                                                                        | —                   | 200                  | —                    | $\Omega$   |
| Pulse width of pulses to be removed by the glitch suppression filter                                                                         | $t_{IOGLITCH}$ |                                                                        | 10                  | —                    | 50                   | ns         |
| Output fall time                                                                                                                             | $t_{IOOF}$     | GPIO_Px_CTRL DRIVEMODE = LOWEST and load capacitance $C_L=12.5$ -25pF. | $20+0.1C_L$         | —                    | 250                  | ns         |
|                                                                                                                                              |                | GPIO_Px_CTRL DRIVEMODE = LOW and load capacitance $C_L=350$ -600pF     | $20+0.1C_L$         | —                    | 250                  | ns         |
| I/O pin hysteresis ( $V_{IOTH+}$ - $V_{IOTH-}$ )                                                                                             | $V_{IOHYST}$   | $V_{DD} = 1.98 - 3.8$ V                                                | $0.1 \times V_{DD}$ | —                    | —                    | V          |
| <b>Note:</b><br>1. If the GPIO input voltage is between $0.3 \times V_{DD}$ and $0.7 \times V_{DD}$ , the current consumption will increase. |                |                                                                        |                     |                      |                      |            |








Figure 4.14. Typical Low-Level Output Current, 2V Supply Voltage

| Parameter                                        | Symbol            | Test Condition       | Min | Typ | Max | Unit          |
|--------------------------------------------------|-------------------|----------------------|-----|-----|-----|---------------|
| Input offset current                             | $I_{ADCOFFSETIN}$ | $VSS < V_{IN} < VDD$ | -40 | —   | 40  | nA            |
| ADC Clock Frequency                              | $f_{ADCCLK}$      | BIASPROG=0x747       | —   | —   | 7   | MHz           |
|                                                  |                   | BIASPROG=0xF4B       | —   | —   | 13  | MHz           |
| Conversion time                                  | $t_{ADCCONV}$     | 6 bit                | 7   | —   | —   | ADCCLK Cycles |
|                                                  |                   | 8 bit                | 11  | —   | —   | ADCCLK Cycles |
|                                                  |                   | 12 bit               | 13  | —   | —   | ADCCLK Cycles |
| Acquisition time                                 | $t_{ADCACQ}$      | Programmable         | 1   | —   | 256 | ADCCLK Cycles |
| Required acquisition time for VDD/3 reference    | $t_{ADCACQVDD3}$  |                      | 2   | —   | —   | $\mu s$       |
| Startup time of reference generator and ADC core | $t_{ADCSTART}$    | NORMAL mode          | —   | 5   | —   | $\mu s$       |
|                                                  |                   | KEEPADCWARM mode     | —   | 1   | —   | $\mu s$       |

| Parameter                                    | Symbol               | Test Condition                                                                                      | Min | Typ | Max | Unit |
|----------------------------------------------|----------------------|-----------------------------------------------------------------------------------------------------|-----|-----|-----|------|
| Signal-to-Noise And Distortion Ratio (SINAD) | SINAD <sub>ADC</sub> | 1 MSamples/s, 12 bit, single-ended, internal 1.25 V reference, ADC_CLK = 13 MHz, BIASPROG = 0xF4B   | —   | 58  | —   | dB   |
|                                              |                      | 1 MSamples/s, 12 bit, single-ended, internal 2.5 V reference, ADC_CLK = 13 MHz, BIASPROG = 0xF4B    | —   | 62  | —   | dB   |
|                                              |                      | 1 MSamples/s, 12 bit, single-ended, V <sub>DD</sub> reference, ADC_CLK = 13 MHz, BIASPROG = 0xF4B   | —   | 66  | —   | dB   |
|                                              |                      | 1 MSamples/s, 12 bit, differential, internal 1.25 V reference, ADC_CLK = 13 MHz, BIASPROG = 0xF4B   | —   | 63  | —   | dB   |
|                                              |                      | 1 MSamples/s, 12 bit, differential, internal 2.5 V reference, ADC_CLK = 13 MHz, BIASPROG = 0xF4B    | —   | 66  | —   | dB   |
|                                              |                      | 1 MSamples/s, 12 bit, differential, 5 V reference, ADC_CLK = 13 MHz, BIASPROG = 0xF4B               | —   | 66  | —   | dB   |
|                                              |                      | 1 MSamples/s, 12 bit, differential, V <sub>DD</sub> reference, ADC_CLK = 13 MHz, BIASPROG = 0xF4B   | 62  | 68  | —   | dB   |
|                                              |                      | 1 MSamples/s, 12 bit, differential, 2xV <sub>DD</sub> reference, ADC_CLK = 13 MHz, BIASPROG = 0xF4B | —   | 68  | —   | dB   |
|                                              |                      | 200 kSamples/s, 12 bit, single-ended, internal 1.25 V reference, ADC_CLK = 7 MHz, BIASPROG = 0x747  | —   | 61  | —   | dB   |
|                                              |                      | 200 kSamples/s, 12 bit, single-ended, internal 2.5 V reference, ADC_CLK = 7 MHz, BIASPROG = 0x747   | —   | 62  | —   | dB   |
|                                              |                      | 200 kSamples/s, 12 bit, single-ended, VDD reference, ADC_CLK = 7 MHz, BIASPROG = 0x747              | —   | 66  | —   | dB   |
|                                              |                      | 200 kSamples/s, 12 bit, differential, internal 1.25 V reference, ADC_CLK = 7 MHz, BIASPROG = 0x747  | —   | 63  | —   | dB   |
|                                              |                      | 200 kSamples/s, 12 bit, differential, internal 2.5 V reference, ADC_CLK = 7 MHz, BIASPROG = 0x747   | —   | 66  | —   | dB   |
|                                              |                      | 200 kSamples/s, 12 bit, differential, 5V reference, ADC_CLK = 7 MHz, BIASPROG = 0x747               | —   | 66  | —   | dB   |



**Figure 4.31. ADC Differential Linearity Error vs Code, VDD = 3V, Temp = 25°C**

| Parameter                                    | Symbol                   | Test Condition                                                  | Min   | Typ    | Max  | Unit  |
|----------------------------------------------|--------------------------|-----------------------------------------------------------------|-------|--------|------|-------|
| Signal-to-Noise plus Distortion Ratio (SNDR) | SNDR <sub>DAC</sub>      | 500 kSamples/s, 12 bit, single-ended, internal 1.25 V reference | —     | 57     | —    | dB    |
|                                              |                          | 500 kSamples/s, 12 bit, single-ended, internal 2.5 V reference  | —     | 54     | —    | dB    |
|                                              |                          | 500 kSamples/s, 12 bit, differential, internal 1.25 V reference | —     | 56     | —    | dB    |
|                                              |                          | 500 kSamples/s, 12 bit, differential, internal 2.5 V reference  | —     | 53     | —    | dB    |
|                                              |                          | 500 kSamples/s, 12 bit, differential, V <sub>DD</sub> reference | —     | 55     | —    | dB    |
| Spurious-Free Dynamic Range (SFDR)           | SFDR <sub>DAC</sub>      | 500 kSamples/s, 12 bit, single-ended, internal 1.25V reference  | —     | 62     | —    | dBc   |
|                                              |                          | 500 kSamples/s, 12 bit, single-ended, internal 2.5 V reference  | —     | 56     | —    | dBc   |
|                                              |                          | 500 kSamples/s, 12 bit, differential, internal 1.25 V reference | —     | 61     | —    | dBc   |
|                                              |                          | 500 kSamples/s, 12 bit, differential, internal 2.5 V reference  | —     | 55     | —    | dBc   |
|                                              |                          | 500 kSamples/s, 12 bit, differential, V <sub>DD</sub> reference | —     | 60     | —    | dBc   |
| Offset voltage                               | V <sub>DACOFFSET</sub>   | After calibration, single-ended                                 | —     | 2      | —    | mV    |
|                                              |                          | After calibration, differential                                 | —     | 2      | —    | mV    |
| Sample-hold mode voltage drift               | V <sub>DACSHMDRIFT</sub> |                                                                 | —     | 540    | —    | μV/ms |
| Differential non-linearity                   | DNL <sub>DAC</sub>       |                                                                 | —     | ±1     | —    | LSB   |
| Integral non-linearity                       | INL <sub>DAC</sub>       |                                                                 | —     | ±5     | —    | LSB   |
| No missing codes                             | MC <sub>DAC</sub>        |                                                                 | —     | 12     | —    | bits  |
| Load current                                 | I <sub>LOAD_DC</sub>     |                                                                 | —     | —      | 11   | mA    |
| VREF voltage                                 | V <sub>REF</sub>         | 1.25 V reference                                                | 1.2   | 1.25   | 1.3  | V     |
|                                              |                          | 2.5 V reference                                                 | 2.4   | 2.5    | 2.6  | V     |
| VREF voltage drift                           | V <sub>REF_VDRIFT</sub>  | 1.25 V reference                                                | -12.4 | 2.9    | 18.2 | mV/V  |
|                                              |                          | 2.5 V reference, V <sub>DD</sub> > 2.5 V                        | -24.6 | 5.7    | 35.2 | mV/V  |
| VREF temperature drift                       | V <sub>REF_TDRIFT</sub>  | 1.25 V reference                                                | -132  | 272    | 677  | μV/°C |
|                                              |                          | 2.5 V reference                                                 | -231  | 545    | 1271 | μV/°C |
| VREF current consumption                     | I <sub>VREF</sub>        | 1.25 V reference                                                | —     | 67     | 114  | μA    |
|                                              |                          | 2.5 V reference                                                 | —     | 55     | 82   | μA    |
| ADC and DAC VREF matching                    | V <sub>REF_MATCH</sub>   | 1.25 V reference                                                | —     | 99.85  | —    | %     |
|                                              |                          | 2.5 V reference                                                 | —     | 100.01 | —    | %     |

**Note:**

1. Measured with a static input code and no loading on the output. Includes required contribution from the voltage reference.

## 5. Pin Definitions

**Note:** Please refer to the application note "AN0002 EFM32 Hardware Design Considerations" for guidelines on designing Printed Circuit Boards (PCBs) for the EFM32G.

### 5.1 EFM32G200 & EFM32G210 (QFN32)

#### 5.1.1 Pinout

The EFM32G200 and EFM32G210 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bit-field in the \*\_ROUTE register in the module in question.




Figure 5.1. EFM32G200 & EFM32G210 Pinout (top view, not to scale)

### 5.1.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32G200 and EFM32G210 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

**Table 5.3. GPIO Pinout**

| Port   | Pin 15 | Pin 14 | Pin 13 | Pin 12 | Pin 11 | Pin 10 | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
|--------|--------|--------|--------|--------|--------|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| Port A | —      | —      | —      | —      | —      | —      | —     | —     | —     | —     | —     | —     | —     | PA2   | PA1   | PA0   |
| Port B | —      | PB14   | PB13   | —      | PB11   | —      | —     | PB8   | PB7   | —     | —     | —     | —     | —     | —     | —     |
| Port C | PC15   | PC14   | PC13   | —      | —      | —      | —     | —     | —     | —     | —     | —     | —     | —     | PC1   | PC0   |
| Port D | —      | —      | —      | —      | —      | —      | —     | —     | PD7   | PD6   | PD5   | PD4   | —     | —     | —     | —     |
| Port E | —      | —      | PE13   | PE12   | PE11   | PE10   | —     | —     | —     | —     | —     | —     | —     | —     | —     | —     |
| Port F | —      | —      | —      | —      | —      | —      | —     | —     | —     | —     | —     | —     | —     | PF2   | PF1   | PF0   |

| TQFP48 Pin# and Name |          | Pin Alternate Functionality / Description |                |               |                       |
|----------------------|----------|-------------------------------------------|----------------|---------------|-----------------------|
| Pin #                | Pin Name | Analog                                    | Timers         | Communication | Other                 |
| 38                   | PF1      |                                           | LETIM0_OUT1 #2 |               | DBG_SWDIO #0/1        |
| 39                   | PF2      |                                           |                |               | ACMP1_O #0 DBG_SWO #0 |
| 40                   | PF3      |                                           | TIM0_CDTI0 #2  |               |                       |
| 41                   | PF4      |                                           | TIM0_CDTI1 #2  |               |                       |
| 42                   | PF5      |                                           | TIM0_CDTI2 #2  |               |                       |
| 43                   | IOVDD_5  | Digital IO power supply 5.                |                |               |                       |
| 44                   | VSS      | Ground.                                   |                |               |                       |
| 45                   | PE10     |                                           | TIM1_CC0 #1    | US0_TX #0     | BOOT_TX               |
| 46                   | PE11     |                                           | TIM1_CC1 #1    | US0_RX #0     | BOOT_RX               |
| 47                   | PE12     |                                           | TIM1_CC2 #1    | US0_CLK #0    |                       |
| 48                   | PE13     |                                           |                | US0_CS #0     | ACMP0_O #0            |

## 5.6 EFM32G290 (BGA112)

### 5.6.1 Pinout

The EFM32G290 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the \*\_ROUTE register in the module in question.




Figure 5.6. EFM32G280 Pinout (top view, not to scale)

Table 5.16. Device Pinout

| BGA112 Pin# and Name |          | Pin Alternate Functionality / Description |             |               |               |       |
|----------------------|----------|-------------------------------------------|-------------|---------------|---------------|-------|
| Pin #                | Pin Name | Analog                                    | EBI         | Timers        | Communication | Other |
| A1                   | PE15     |                                           | EBI_AD07 #0 |               | LEU0_RX #2    |       |
| A2                   | PE14     |                                           | EBI_AD06 #0 |               | LEU0_TX #2    |       |
| A3                   | PE12     |                                           | EBI_AD04 #0 | TIM1_CC2 #1   | US0_CLK #0    |       |
| A4                   | PE9      |                                           | EBI_AD01 #0 | PCNT2_S1IN #1 |               |       |
| A5                   | PD10     |                                           | EBI_CS1 #0  |               |               |       |

| BGA112 Pin# and Name |               | Pin Alternate Functionality / Description                                                                                     |             |                |               |                |
|----------------------|---------------|-------------------------------------------------------------------------------------------------------------------------------|-------------|----------------|---------------|----------------|
| Pin #                | Pin Name      | Analog                                                                                                                        | EBI         | Timers         | Communication | Other          |
| D3                   | PB15          |                                                                                                                               |             |                |               |                |
| D4                   | VSS           | Ground.                                                                                                                       |             |                |               |                |
| D5                   | IOVDD_6       | Digital IO power supply 6.                                                                                                    |             |                |               |                |
| D6                   | PD9           | LCD_SEG<br>28                                                                                                                 | EBI_CS0 #0  |                |               |                |
| D7                   | IOVDD_5       | Digital IO power supply 5.                                                                                                    |             |                |               |                |
| D8                   | PF1           |                                                                                                                               |             | LETIM0_OUT1 #2 |               | DBG_SWIO #0/1  |
| D9                   | PE7           |                                                                                                                               |             |                | US0_TX #1     |                |
| D10                  | PC8           | ACMP1_C<br>H0                                                                                                                 |             | TIM2_CC0 #2    | US0_CS #2     |                |
| D11                  | PC9           | ACMP1_C<br>H1                                                                                                                 |             | TIM2_CC1 #2    | US0_CLK #2    |                |
| E1                   | PA6           |                                                                                                                               | EBI_AD15 #0 |                | LEU1_RX #1    |                |
| E2                   | PA5           |                                                                                                                               | EBI_AD14 #0 | TIM0_CDTI2 #0  | LEU1_TX #1    |                |
| E3                   | PA4           |                                                                                                                               | EBI_AD13 #0 | TIM0_CDTI1 #0  | U0_RX #2      |                |
| E4                   | PB0           |                                                                                                                               |             | TIM1_CC0 #2    |               |                |
| E8                   | PF0           |                                                                                                                               |             | LETIM0_OUT0 #2 |               | DBG_SWCLK #0/1 |
| E9                   | PE0           |                                                                                                                               |             | PCNT0_S0IN #1  | U0_TX #1      |                |
| E10                  | PE1           |                                                                                                                               |             | PCNT0_S1IN #1  | U0_RX #1      |                |
| E11                  | PE3           |                                                                                                                               |             |                |               | ACMP1_O #1     |
| F1                   | PB1           |                                                                                                                               |             | TIM1_CC1 #2    |               |                |
| F2                   | PB2           |                                                                                                                               |             | TIM1_CC2 #2    |               |                |
| F3                   | PB3           |                                                                                                                               |             | PCNT1_S0IN #1  | US2_TX #1     |                |
| F4                   | PB4           |                                                                                                                               |             | PCNT1_S1IN #1  | US2_RX #1     |                |
| F8                   | VDD_DRE<br>G  | Power supply for on-chip voltage regulator.                                                                                   |             |                |               |                |
| F9                   | VSS_DRE<br>G  | Ground for on-chip voltage regulator.                                                                                         |             |                |               |                |
| F10                  | PE2           |                                                                                                                               |             |                |               | ACMP0_O #1     |
| F11                  | DECOU-<br>PLE | Decouple output for on-chip voltage regulator. An external capacitance of size $C_{\text{DECOUPLE}}$ is required at this pin. |             |                |               |                |
| G1                   | PB5           |                                                                                                                               |             |                | US2_CLK #1    |                |
| G2                   | PB6           |                                                                                                                               |             |                | US2_CS #1     |                |
| G3                   | VSS           | Ground.                                                                                                                       |             |                |               |                |
| G4                   | IOVDD_0       | Digital IO power supply 0.                                                                                                    |             |                |               |                |
| G8                   | IOVDD_4       | Digital IO power supply 4.                                                                                                    |             |                |               |                |
| G9                   | VSS           | Ground.                                                                                                                       |             |                |               |                |

### 5.6.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

**Note:** Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

**Table 5.17. Alternate functionality overview**

| Alternate     | LOCATION |      |   |   |                                                           |
|---------------|----------|------|---|---|-----------------------------------------------------------|
| Functionality | 0        | 1    | 2 | 3 | Description                                               |
| ACMP0_CH0     | PC0      |      |   |   | Analog comparator ACMP0, channel 0.                       |
| ACMP0_CH1     | PC1      |      |   |   | Analog comparator ACMP0, channel 1.                       |
| ACMP0_CH2     | PC2      |      |   |   | Analog comparator ACMP0, channel 2.                       |
| ACMP0_CH3     | PC3      |      |   |   | Analog comparator ACMP0, channel 3.                       |
| ACMP0_CH4     | PC4      |      |   |   | Analog comparator ACMP0, channel 4.                       |
| ACMP0_CH5     | PC5      |      |   |   | Analog comparator ACMP0, channel 5.                       |
| ACMP0_CH6     | PC6      |      |   |   | Analog comparator ACMP0, channel 6.                       |
| ACMP0_CH7     | PC7      |      |   |   | Analog comparator ACMP0, channel 7.                       |
| ACMP0_O       | PE13     | PE2  |   |   | Analog comparator ACMP0, digital output.                  |
| ACMP1_CH0     | PC8      |      |   |   | Analog comparator ACMP1, channel 0.                       |
| ACMP1_CH1     | PC9      |      |   |   | Analog comparator ACMP1, channel 1.                       |
| ACMP1_CH2     | PC10     |      |   |   | Analog comparator ACMP1, channel 2.                       |
| ACMP1_CH3     | PC11     |      |   |   | Analog comparator ACMP1, channel 3.                       |
| ACMP1_CH4     | PC12     |      |   |   | Analog comparator ACMP1, channel 4.                       |
| ACMP1_CH5     | PC13     |      |   |   | Analog comparator ACMP1, channel 5.                       |
| ACMP1_CH6     | PC14     |      |   |   | Analog comparator ACMP1, channel 6.                       |
| ACMP1_CH7     | PC15     |      |   |   | Analog comparator ACMP1, channel 7.                       |
| ACMP1_O       | PF2      | PE3  |   |   | Analog comparator ACMP1, digital output.                  |
| ADC0_CH0      | PD0      |      |   |   | Analog to digital converter ADC0, input channel number 0. |
| ADC0_CH1      | PD1      |      |   |   | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH2      | PD2      |      |   |   | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3      | PD3      |      |   |   | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4      | PD4      |      |   |   | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5      | PD5      |      |   |   | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6      | PD6      |      |   |   | Analog to digital converter ADC0, input channel number 6. |
| ADC0_CH7      | PD7      |      |   |   | Analog to digital converter ADC0, input channel number 7. |
| BOOT_RX       | PE11     |      |   |   | Bootloader RX.                                            |
| BOOT_TX       | PE10     |      |   |   | Bootloader TX.                                            |
| CMU_CLK0      | PA2      | PC12 |   |   | Clock Management Unit, clock output number 0.             |
| CMU_CLK1      | PA1      | PD8  |   |   | Clock Management Unit, clock output number 1.             |

### 5.8.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

**Note:** Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

**Table 5.23. Alternate functionality overview**

| Alternate     | LOCATION |      |   |   |                                                                                                                                         |
|---------------|----------|------|---|---|-----------------------------------------------------------------------------------------------------------------------------------------|
| Functionality | 0        | 1    | 2 | 3 | Description                                                                                                                             |
| ACMP0_CH4     | PC4      |      |   |   | Analog comparator ACMP0, channel 4.                                                                                                     |
| ACMP0_CH5     | PC5      |      |   |   | Analog comparator ACMP0, channel 5.                                                                                                     |
| ACMP0_CH6     | PC6      |      |   |   | Analog comparator ACMP0, channel 6.                                                                                                     |
| ACMP0_CH7     | PC7      |      |   |   | Analog comparator ACMP0, channel 7.                                                                                                     |
| ACMP0_O       | PE13     |      |   |   | Analog comparator ACMP0, digital output.                                                                                                |
| ACMP1_CH4     | PC12     |      |   |   | Analog comparator ACMP1, channel 4.                                                                                                     |
| ACMP1_CH5     | PC13     |      |   |   | Analog comparator ACMP1, channel 5.                                                                                                     |
| ACMP1_CH6     | PC14     |      |   |   | Analog comparator ACMP1, channel 6.                                                                                                     |
| ACMP1_CH7     | PC15     |      |   |   | Analog comparator ACMP1, channel 7.                                                                                                     |
| ACMP1_O       | PF2      |      |   |   | Analog comparator ACMP1, digital output.                                                                                                |
| ADC0_CH0      | PD0      |      |   |   | Analog to digital converter ADC0, input channel number 0.                                                                               |
| ADC0_CH1      | PD1      |      |   |   | Analog to digital converter ADC0, input channel number 1.                                                                               |
| ADC0_CH2      | PD2      |      |   |   | Analog to digital converter ADC0, input channel number 2.                                                                               |
| ADC0_CH3      | PD3      |      |   |   | Analog to digital converter ADC0, input channel number 3.                                                                               |
| ADC0_CH4      | PD4      |      |   |   | Analog to digital converter ADC0, input channel number 4.                                                                               |
| ADC0_CH5      | PD5      |      |   |   | Analog to digital converter ADC0, input channel number 5.                                                                               |
| ADC0_CH6      | PD6      |      |   |   | Analog to digital converter ADC0, input channel number 6.                                                                               |
| ADC0_CH7      | PD7      |      |   |   | Analog to digital converter ADC0, input channel number 7.                                                                               |
| BOOT_RX       | PE11     |      |   |   | Bootloader RX.                                                                                                                          |
| BOOT_TX       | PE10     |      |   |   | Bootloader TX.                                                                                                                          |
| CMU_CLK0      | PA2      | PC12 |   |   | Clock Management Unit, clock output number 0.                                                                                           |
| CMU_CLK1      | PA1      | PD8  |   |   | Clock Management Unit, clock output number 1.                                                                                           |
| DAC0_OUT0     | PB11     |      |   |   | Digital to Analog Converter DAC0 output channel number 0.                                                                               |
| DBG_SWCLK     | PF0      | PF0  |   |   | Debug-interface Serial Wire clock input.<br>Note that this function is enabled to pin out of reset, and has a built-in pull down.       |
| DBG_SWDIO     | PF1      | PF1  |   |   | Debug-interface Serial Wire data input / output.<br>Note that this function is enabled to pin out of reset, and has a built-in pull up. |

| Alternate     | LOCATION |     |     |      |                                                                                                                                                                                                                                                                                                                                                 |
|---------------|----------|-----|-----|------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Functionality | 0        | 1   | 2   | 3    | Description                                                                                                                                                                                                                                                                                                                                     |
| EBI_ARDY      | PF2      |     |     |      | External Bus Interface (EBI) Hardware Ready Control input.                                                                                                                                                                                                                                                                                      |
| EBI_CS0       | PD9      |     |     |      | External Bus Interface (EBI) Chip Select output 0.                                                                                                                                                                                                                                                                                              |
| EBI_CS1       | PD10     |     |     |      | External Bus Interface (EBI) Chip Select output 1.                                                                                                                                                                                                                                                                                              |
| EBI_CS2       | PD11     |     |     |      | External Bus Interface (EBI) Chip Select output 2.                                                                                                                                                                                                                                                                                              |
| EBI_CS3       | PD12     |     |     |      | External Bus Interface (EBI) Chip Select output 3.                                                                                                                                                                                                                                                                                              |
| EBI_REn       | PF5      |     |     |      | External Bus Interface (EBI) Read Enable output.                                                                                                                                                                                                                                                                                                |
| EBI_WEn       | PF4      |     |     |      | External Bus Interface (EBI) Write Enable output.                                                                                                                                                                                                                                                                                               |
| HFXTAL_N      | PB14     |     |     |      | High Frequency Crystal negative pin. Also used as external optional clock input pin.                                                                                                                                                                                                                                                            |
| HFXTAL_P      | PB13     |     |     |      | High Frequency Crystal positive pin.                                                                                                                                                                                                                                                                                                            |
| I2C0_SCL      | PA1      | PD7 | PC7 | PD15 | I2C0 Serial Clock Line input / output.                                                                                                                                                                                                                                                                                                          |
| I2C0_SDA      | PA0      | PD6 | PC6 | PD14 | I2C0 Serial Data input / output.                                                                                                                                                                                                                                                                                                                |
| LCD_BCAP_N    | PA13     |     |     |      | LCD voltage booster (optional), boost capacitor, negative pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P.                                                                                                                                                                                   |
| LCD_BCAP_P    | PA12     |     |     |      | LCD voltage booster (optional), boost capacitor, positive pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P.                                                                                                                                                                                   |
| LCD_BEXT      | PA14     |     |     |      | LCD voltage booster (optional), boost output. If using the LCD voltage booster, connect a 1 uF capacitor between this pin and VSS.<br><br>An external LCD voltage may also be applied to this pin if the booster is not enabled.<br><br>If AVDD is used directly as the LCD supply voltage, this pin may be left unconnected or used as a GPIO. |
| LCD_COM0      | PE4      |     |     |      | LCD driver common line number 0.                                                                                                                                                                                                                                                                                                                |
| LCD_COM1      | PE5      |     |     |      | LCD driver common line number 1.                                                                                                                                                                                                                                                                                                                |
| LCD_COM2      | PE6      |     |     |      | LCD driver common line number 2.                                                                                                                                                                                                                                                                                                                |
| LCD_COM3      | PE7      |     |     |      | LCD driver common line number 3.                                                                                                                                                                                                                                                                                                                |
| LCD_SEG0      | PF2      |     |     |      | LCD segment line 0. Segments 0, 1, 2 and 3 are controlled by SEGEN0.                                                                                                                                                                                                                                                                            |
| LCD_SEG1      | PF3      |     |     |      | LCD segment line 1. Segments 0, 1, 2 and 3 are controlled by SEGEN0.                                                                                                                                                                                                                                                                            |
| LCD_SEG2      | PF4      |     |     |      | LCD segment line 2. Segments 0, 1, 2 and 3 are controlled by SEGEN0.                                                                                                                                                                                                                                                                            |
| LCD_SEG3      | PF5      |     |     |      | LCD segment line 3. Segments 0, 1, 2 and 3 are controlled by SEGEN0.                                                                                                                                                                                                                                                                            |
| LCD_SEG4      | PE8      |     |     |      | LCD segment line 4. Segments 4, 5, 6 and 7 are controlled by SEGEN1.                                                                                                                                                                                                                                                                            |
| LCD_SEG5      | PE9      |     |     |      | LCD segment line 5. Segments 4, 5, 6 and 7 are controlled by SEGEN1.                                                                                                                                                                                                                                                                            |
| LCD_SEG6      | PE10     |     |     |      | LCD segment line 6. Segments 4, 5, 6 and 7 are controlled by SEGEN1.                                                                                                                                                                                                                                                                            |

### 10.3 QFN64 Package Marking

In the illustration below package fields and position are shown.




Figure 10.5. Example Chip Marking (Top View)