



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
Number of I/O	53
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.98V ~ 3.8V
Data Converters	A/D 8x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32g842f64g-e-qfp64

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 3.3 Memory Map

The EFM32G memory map is shown in the figure below. RAM and Flash sizes are for the largest memory configuration.



Figure 3.2. System Address Space with Core and Code Space Listing



Figure 4.4. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 11 MHz



Figure 4.5. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 7 MHz

### 4.6 Power Management

The EFM32G requires the AVDD\_x, VDD\_DREG and IOVDD\_x pins to be connected together (with optional filter) at the PCB level. For practical schematic recommendations, please see the application note, "AN0002 EFM32 Hardware Design Considerations".

# Table 4.5. Power Management

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
BOD threshold on falling external sup-	V <sub>BODextthr</sub> -	EM0	1.74	—	1.96	V
piy voitage		EM1	1.74	—	1.96	V
		EM2	1.74	—	1.96	V
BOD threshold on rising external supply voltage	V <sub>BODextthr+</sub>	EM0	_	1.85	—	V
Power-on Reset (POR) threshold on rising external supply voltage	V <sub>PORthr+</sub>		_	—	1.98	V
Delay from reset is released until pro- gram execution starts	t <sub>RESETdly</sub>	Applies to Power-on Re- set, Brown-out Reset and pin reset.	_	163	_	μs
negative pulse length to ensure com- plete reset of device	t <sub>RESET</sub>		50	—	—	ns
Voltage regulator decoupling capaci- tor.	C <sub>DECOUPLE</sub>	X5R capacitor recom- mended. Apply between DECOUPLE pin and GROUND		1		μF

|--|

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Flash erase cycles before failure	EC <sub>FLASH</sub>		20000	_	_	cycles
		T <sub>AMB</sub> <150 ℃	10000	_	_	h
Flash data retention	RET <sub>FLASH</sub>	T <sub>AMB</sub> <85 °C	10	_	_	years
		T <sub>AMB</sub> <70 °C	20	_	_	years
Word (32-bit) programming time	t <sub>W_PROG</sub>		20	_	_	μs
Page erase time <sup>2</sup>	t <sub>P_ERASE</sub>		20.7	22.0	24.8	ms
Device erase time <sup>3</sup>	t <sub>D_ERASE</sub>		41.8	45.0	49.2	ms
Erase current	I <sub>ERASE</sub>		_	_	7 <sup>1</sup>	mA
Write current	I <sub>WRITE</sub>		_	_	7 <sup>1</sup>	mA
Supply voltage during flash erase and write	V <sub>FLASH</sub>		1.98	_	3.8	V

### Note:

1. Measured at 25 °C.

2. From setting ERASEPAGE bit in MSC\_WRITECMD to 1 to reading 1 in ERASE bit in MSC\_IF. Internal setup and hold times for flash control signals are included.

3. From setting DEVICEERASE bit in AAP\_CMD to 1 to reading 0 in ERASEBUSY bit in AAP\_STATUS. Internal setup and hold times for flash control signals are included.



Figure 4.14. Typical Low-Level Output Current, 2V Supply Voltage



Figure 4.17. Typical High-Level Output Current, 3V Supply Voltage

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
		28 MHz frequency band	27.16	28	28.84	MHz
		21 MHz frequency band	20.37	21	21.63	MHz
Oscillation frequency, $V_{DD}$ = 3.0	£	14 MHz frequency band	13.58	14	14.42	MHz
V, T <sub>AMB</sub> =25 °C	IHFRCO	11 MHz frequency band	10.67	11	11.33	MHz
		7 MHz frequency band	6.402	6.6 <sup>1</sup>	6.798	MHz
		1 MHz frequency band	1.164	1.2 <sup>2</sup>	1.236	MHz
Sottling time	turnee w	After start-up, f <sub>HFRCO</sub> = 14 MHz		0.6	—	Cycles
Setting time	"HFRCO_setting	After band switch	_	25	—	Cycles
		f <sub>HFRCO</sub> = 28 MHz	_	158	190	μA
		f <sub>HFRCO</sub> = 21 MHz	_	125	155	μA
Current consumption (Produc-	lurnee.	f <sub>HFRCO</sub> = 14 MHz	_	99	120	μA
tion test condition = 14 MHz)	HFRCO	f <sub>HFRCO</sub> = 11 MHz	_	88	110	μA
		f <sub>HFRCO</sub> = 6.6 MHz		72	90	μA
		f <sub>HFRCO</sub> = 1.2 MHz		24	32	μA
Duty cycle	DC <sub>HFRCO</sub>	f <sub>HFRCO</sub> = 14 MHz	48.5	50	51	%
Frequency step for LSB change in TUNING value	TUNESTEP <sub>HFRCO</sub>		_	0.3 <sup>3</sup>	—	%

### Table 4.11. HFRCO

### Note:

1. For devices with prod. rev. < 19, Typ = 7 MHz and Min/Max values not applicable.

2. For devices with prod. rev. < 19, Typ = 1 MHz and Min/Max values not applicable.

3. The TUNING field in the CMU\_HFRCOCTRL register may be used to adjust the HFRCO frequency. There is enough adjustment range to ensure that the frequency bands above 7 MHz will always have some overlap across supply voltage and temperature. By using a stable frequency reference such as the LFXO or HFXO, a firmware calibration routine can vary the TUNING bits and the frequency band to maintain the HFRCO frequency at any arbitrary value between 7 MHz and 28 MHz across operating conditions.



Figure 4.25. Calibrated HFRCO 21 MHz Band Frequency vs Supply Voltage and Temperature



Figure 4.26. Calibrated HFRCO 28 MHz Band Frequency vs Supply Voltage and Temperature

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Signal-to-Noise And Distortion Ratio (SINAD)	SINAD <sub>ADC</sub>	200 kSamples/s, 12 bit, differen- tial, V <sub>DD</sub> reference, ADC_CLK = 7 MHz, BIASPROG = 0x747	62	68	_	dB
		200 kSamples/s, 12 bit, differen- tial, 2xV <sub>DD</sub> reference, ADC_CLK = 7 MHz, BIA- SPROG = 0x747		69		dB



Figure 4.30. ADC Integral Linearity Error vs Code, VDD = 3V, Temp = 25°C

Alternate		LOCATION								
Functionality	0	1	2	3	Description					
US0_CS	PE13		PC8		USART0 chip select input / output.					
					USART0 Asynchronous Receive.					
US0_RX	PE11		PC10		USART0 Synchronous mode Master Input / Slave Output (MI-SO).					
	DE10		PC11		USART0 Asynchronous Transmit.Also used as receive input in half duplex communication.					
030_1X	FLIU		FUIT		USART0 Synchronous mode Master Output / Slave Input (MOSI).					
US1_CLK	PB7	PD2			USART1 clock input / output.					
US1_CS	PB8	PD3			USART1 chip select input / output.					
					USART1 Asynchronous Receive.					
US1_RX	PC1	PD1			USART1 Synchronous mode Master Input / Slave Output (MI-SO).					
	DCO				USART1 Asynchronous Transmit.Also used as receive input in half duplex communication.					
051_1X	PC0	PD0			USART1 Synchronous mode Master Output / Slave Input (MOSI).					
US2_CLK	PC4				USART2 clock input / output.					
US2_CS	PC5				USART2 chip select input / output.					
					USART2 Asynchronous Receive.					
US2_RX	PC3				USART2 Synchronous mode Master Input / Slave Output (MI-SO).					
	DC2				USART2 Asynchronous Transmit.Also used as receive input in half duplex communication.					
032_17	F62				USART2 Synchronous mode Master Output / Slave Input (MOSI).					

### 5.4.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32G2322 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	_	_	_	_	_	PA10	PA9	PA8	—	—	PA5	PA4	PA3	PA2	PA1	PA0
Port B	_	PB14	PB13	_	PB11			PB8	PB7	_	_	_		_		
Port C	PC15	PC14	PC13	PC12	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
Port D	_	_	_	_	_	_	_	PD8	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
Port E	PE15	PE14	PE13	PE12	PE11	PE10	PE9	PE8	_	_	_	_		_		
Port F	_		_	_		_	_	_	_	_	PF5	PF4	PF3	PF2	PF1	PF0

BGA11	2 Pin# and Name		Pin Alternate Functionality / Description										
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other							
D3	PB15												
D4	VSS	Ground.		1									
D5	IOVDD_6	Digital IO po	ower supply 6.										
D6	PD9	LCD_SEG 28	EBI_CS0 #0										
D7	IOVDD_5	Digital IO po	ower supply 5.										
D8	PF1			LETIM0_OUT1 #2		DBG_SWDIO #0/1							
D9	PE7				US0_TX #1								
D10	PC8	ACMP1_C H0		TIM2_CC0 #2	US0_CS #2								
D11	PC9	ACMP1_C H1		TIM2_CC1 #2	US0_CLK #2								
E1	PA6		EBI_AD15 #0		LEU1_RX #1								
E2	PA5		EBI_AD14 #0	TIM0_CDTI2 #0	LEU1_TX #1								
E3	PA4		EBI_AD13 #0	TIM0_CDTI1 #0	U0_RX #2								
E4	PB0			TIM1_CC0 #2									
E8	PF0			LETIM0_OUT0 #2		DBG_SWCLK #0/1							
E9	PE0			PCNT0_S0IN #1	U0_TX #1								
E10	PE1			PCNT0_S1IN #1	U0_RX #1								
E11	PE3					ACMP1_O #1							
F1	PB1			TIM1_CC1 #2									
F2	PB2			TIM1_CC2 #2									
F3	PB3			PCNT1_S0IN #1	US2_TX #1								
F4	PB4			PCNT1_S1IN #1	US2_RX #1								
F8	VDD_DRE G	Power supp	ly for on-chip voltage reg	ulator.									
F9	VSS_DRE G	Ground for o	on-chip voltage regulator.										
F10	PE2					ACMP0_O #1							
F11	DECOU- PLE	Decouple or	Decouple output for on-chip voltage regulator. An external capacitance of size C <sub>DECOUPLE</sub> is required at this pin.										
G1	PB5				US2_CLK #1								
G2	PB6				US2_CS #1								
G3	VSS	Ground.	•		•								
G4	IOVDD_0	Digital IO po	ower supply 0.										
G8	IOVDD_4	Digital IO po	ower supply 4.										
G9	VSS	Ground.											

Alternate	LOCATION								
Functionality	0	1	2	3	Description				
LCD_SEG9	PE13				LCD segment line 9. Segments 8, 9, 10 and 11 are controlled by SEGEN2.				
LCD_SEG10	PE14				LCD segment line 10. Segments 8, 9, 10 and 11 are controlled by SEGEN2.				
LCD_SEG11	PE15				LCD segment line 11. Segments 8, 9, 10 and 11 are control- led by SEGEN2.				
LCD_SEG13	PA0				LCD segment line 13. Segments 12, 13, 14 and 15 are con- trolled by SEGEN3.				
LCD_SEG14	PA1				LCD segment line 14. Segments 12, 13, 14 and 15 are controlled by SEGEN3.				
LCD_SEG15	PA2				LCD segment line 15. Segments 12, 13, 14 and 15 are con- trolled by SEGEN3.				
LCD_SEG16	PA3				LCD segment line 16. Segments 16, 17, 18 and 19 are con- trolled by SEGEN4.				
LCD_SEG17	PA4				LCD segment line 17. Segments 16, 17, 18 and 19 are con- trolled by SEGEN4.				
LCD_SEG18	PA5				LCD segment line 18. Segments 16, 17, 18 and 19 are con- trolled by SEGEN4.				
LCD_SEG20	PB3				LCD segment line 20. Segments 20, 21, 22 and 23 are con- trolled by SEGEN5.				
LCD_SEG21	PB4				LCD segment line 21. Segments 20, 21, 22 and 23 are con- trolled by SEGEN5.				
LCD_SEG22	PB5				LCD segment line 22. Segments 20, 21, 22 and 23 are con- trolled by SEGEN5.				
LCD_SEG23	PB6				LCD segment line 23. Segments 20, 21, 22 and 23 are con- trolled by SEGEN5.				
LETIM0_OUT0	PD6	PB11	PF0	PC4	Low Energy Timer LETIM0, output channel 0.				
LETIM0_OUT1	PD7		PF1	PC5	Low Energy Timer LETIM0, output channel 1.				
LEU0_RX	PD5	PB14	PE15		LEUART0 Receive input.				
LEU0_TX	PD4	PB13	PE14		LEUART0 Transmit output. Also used as receive input in half duplex communication.				
LEU1_RX	PC7				LEUART1 Receive input.				
LEU1_TX	PC6	PA5			LEUART1 Transmit output. Also used as receive input in half duplex communication.				
LFXTAL_N	PB8				Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.				
LFXTAL_P	PB7				Low Frequency Crystal (typically 32.768 kHz) positive pin.				
PCNT0_S0IN	PC13				Pulse Counter PCNT0 input number 0.				
PCNT0_S1IN	PC14				Pulse Counter PCNT0 input number 1.				
PCNT1_S0IN	PC4	PB3			Pulse Counter PCNT1 input number 0.				
PCNT1_S1IN	PC5	PB4			Pulse Counter PCNT1 input number 1.				
PCNT2_S0IN	PD0	PE8			Pulse Counter PCNT2 input number 0.				
PCNT2_S1IN	PD1	PE9			Pulse Counter PCNT2 input number 1.				

### 5.8.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32G842 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	-	PA14	PA13	PA12	_	_	_	_	_		PA5	PA4	PA3	PA2	PA1	PA0
Port B	_	PB14	PB13	_	PB11	_	_	PB8	PB7	PB6	PB5	PB4	PB3	—	_	_
Port C	PC15	PC14	PC13	PC12		—			PC7	PC6	PC5	PC4	_	—	—	_
Port D	-	—	_	—	_	_	_	PD8	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
Port E	PE15	PE14	PE13	PE12	PE11	PE10	PE9	PE8	PE7	PE6	PE5	PE4	_	—	_	_
Port F	_	_		_		_			_	—	PF5	PF4	PF3	PF2	PF1	PF0

### Table 5.24. GPIO Pinout

LQFF and	P100 Pin# d Name	Pin Alternate Functionality / Description											
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other							
4	PA3	LCD_SEG 16	EBI_AD12 #0	TIM0_CDTI0 #0	U0_TX #2								
5	PA4	LCD_SEG 17	EBI_AD13 #0	TIM0_CDTI1 #0	U0_RX #2								
6	PA5	LCD_SEG 18	EBI_AD14 #0	TIM0_CDTI2 #0	LEU1_TX #1								
7	PA6	LCD_SEG 19	EBI_AD15 #0		LEU1_RX #1								
8	IOVDD_0	Digital IO power supply 0.											
9	PB0	LCD_SEG 32		TIM1_CC0 #2									
10	PB1	LCD_SEG 33		TIM1_CC1 #2									
11	PB2	LCD_SEG 34		TIM1_CC2 #2									
12	PB3	LCD_SEG 20		PCNT1_S0IN #1	US2_TX #1								
13	PB4	LCD_SEG 21		PCNT1_S1IN #1	US2_RX #1								
14	PB5	LCD_SEG 22			US2_CLK #1								
15	PB6	LCD_SEG 23			US2_CS #1								
16	VSS	Ground.											
17	IOVDD_1	Digital IO po	ower supply 1.										
18	PC0	ACMP0_C H0		PCNT0_S0IN #2	US1_TX #0								
19	PC1	ACMP0_C H1		PCNT0_S1IN #2	US1_RX #0								
20	PC2	ACMP0_C H2			US2_TX #0								
21	PC3	ACMP0_C H3			US2_RX #0								
22	PC4	ACMP0_C H4		LETIM0_OUT0 #3 PCNT1_S0IN #0	US2_CLK #0								
23	PC5	ACMP0_C H5		LETIM0_OUT1 #3 PCNT1_S1IN #0	US2_CS #0								
24	PB7	LFXTAL_P			US1_CLK #0								
25	PB8	LFXTAL_N			US1_CS #0								
26	PA7	LCD_SEG 35											
27	PA8	LCD_SEG 36		TIM2_CC0 #0									

LQFP100 Pin# and Name		Pin Alternate Functionality / Description												
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other								
77	PF1			LETIM0_OUT1 #2		DBG_SWDIO #0/1								
78	PF2	LCD_SEG 0	EBI_ARDY #0			ACMP1_O #0 DBG_SWO #0								
79	PF3	LCD_SEG 1	EBI_ALE #0	TIM0_CDTI0 #2										
80	PF4	LCD_SEG 2	EBI_WEn #0	TIM0_CDTI1 #2										
81	PF5	LCD_SEG 3	EBI_REn #0	TIM0_CDTI2 #2										
82	IOVDD_5	Digital IO po	igital IO power supply 5.											
83	VSS	Ground.												
84	PF6	LCD_SEG 24		TIM0_CC0 #2	U0_TX #0									
85	PF7	LCD_SEG 25		TIM0_CC1 #2	U0_RX #0									
86	PF8	LCD_SEG 26		TIM0_CC2 #2										
87	PF9	LCD_SEG 27												
88	PD9	LCD_SEG 28	EBI_CS0 #0											
89	PD10	LCD_SEG 29	EBI_CS1 #0											
90	PD11	LCD_SEG 30	EBI_CS2 #0											
91	PD12	LCD_SEG 31	EBI_CS3 #0											
92	PE8	LCD_SEG 4	EBI_AD00 #0	PCNT2_S0IN #1										
93	PE9	LCD_SEG 5	EBI_AD01 #0	PCNT2_S1IN #1										
94	PE10	LCD_SEG 6	EBI_AD02 #0	TIM1_CC0 #1	US0_TX #0	BOOT_TX								
95	PE11	LCD_SEG 7	EBI_AD03 #0	TIM1_CC1 #1	US0_RX #0	BOOT_RX								
96	PE12	LCD_SEG 8	EBI_AD04 #0	TIM1_CC2 #1	US0_CLK #0									
97	PE13	LCD_SEG 9	EBI_AD05 #0		US0_CS #0	ACMP0_O #0								
98	PE14	LCD_SEG 10	EBI_AD06 #0		LEU0_TX #2									
99	PE15	LCD_SEG 11	EBI_AD07 #0		LEU0_RX #2									

Alternate					LOCATION
Functionality	0	1	2	3	Description
LCD_SEG30	PD11				LCD segment line 30. Segments 28, 29, 30 and 31 are controlled by SEGEN7.
LCD_SEG31	PD12				LCD segment line 31. Segments 28, 29, 30 and 31 are con- trolled by SEGEN7.
LCD_SEG32	PB0				LCD segment line 32. Segments 32, 33, 34 and 35 are con- trolled by SEGEN8.
LCD_SEG33	PB1				LCD segment line 33. Segments 32, 33, 34 and 35 are controlled by SEGEN8.
LCD_SEG34	PB2				LCD segment line 34. Segments 32, 33, 34 and 35 are controlled by SEGEN8.
LCD_SEG35	PA7				LCD segment line 35. Segments 32, 33, 34 and 35 are con- trolled by SEGEN8.
LCD_SEG36	PA8				LCD segment line 36. Segments 36, 37, 38 and 39 are con- trolled by SEGEN9.
LCD_SEG37	PA9				LCD segment line 37. Segments 36, 37, 38 and 39 are controlled by SEGEN9.
LCD_SEG38	PA10				LCD segment line 38. Segments 36, 37, 38 and 39 are controlled by SEGEN9.
LCD_SEG39	PA11				LCD segment line 39. Segments 36, 37, 38 and 39 are con- trolled by SEGEN9.
LETIM0_OUT0	PD6	PB11	PF0	PC4	Low Energy Timer LETIM0, output channel 0.
LETIM0_OUT1	PD7	PB12	PF1	PC5	Low Energy Timer LETIM0, output channel 1.
LEU0_RX	PD5	PB14	PE15		LEUART0 Receive input.
LEU0_TX	PD4	PB13	PE14		LEUART0 Transmit output. Also used as receive input in half duplex communication.
LEU1_RX	PC7	PA6			LEUART1 Receive input.
LEU1_TX	PC6	PA5			LEUART1 Transmit output. Also used as receive input in half duplex communication.
LFXTAL_N	PB8				Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.
LFXTAL_P	PB7				Low Frequency Crystal (typically 32.768 kHz) positive pin.
PCNT0_S0IN	PC13	PE0	PC0		Pulse Counter PCNT0 input number 0.
PCNT0_S1IN	PC14	PE1	PC1		Pulse Counter PCNT0 input number 1.
PCNT1_S0IN	PC4	PB3			Pulse Counter PCNT1 input number 0.
PCNT1_S1IN	PC5	PB4			Pulse Counter PCNT1 input number 1.
PCNT2_S0IN	PD0	PE8			Pulse Counter PCNT2 input number 0.
PCNT2_S1IN	PD1	PE9			Pulse Counter PCNT2 input number 1.
TIM0_CC0	PA0	PA0	PF6	PD1	Timer 0 Capture Compare input / output channel 0.
TIM0_CC1	PA1	PA1	PF7	PD2	Timer 0 Capture Compare input / output channel 1.
TIM0_CC2	PA2	PA2	PF8	PD3	Timer 0 Capture Compare input / output channel 2.
TIM0_CDTI0	PA3	PC13	PF3	PC13	Timer 0 Complimentary Deat Time Insertion channel 0.

### 5.9.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32G880 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	PA15	PA14	PA13	PA12	PA11	PA10	PA9	PA8	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
Port B	_	PB14	PB13	PB12	PB11	PB10	PB9	PB8	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
Port C	PC15	PC14	PC13	PC12	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
Port D	—	_	_	PD12	PD11	PD10	PD9	PD8	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
Port E	PE15	PE14	PE13	PE12	PE11	PE10	PE9	PE8	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
Port F	_			_	_	_	PF9	PF8	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0

### Table 5.27. GPIO Pinout

Alternate					LOCATION
Functionality	0	1	2	3	Description
LCD_SEG30	PD11				LCD segment line 30. Segments 28, 29, 30 and 31 are controlled by SEGEN7.
LCD_SEG31	PD12				LCD segment line 31. Segments 28, 29, 30 and 31 are con- trolled by SEGEN7.
LCD_SEG32	PB0				LCD segment line 32. Segments 32, 33, 34 and 35 are con- trolled by SEGEN8.
LCD_SEG33	PB1				LCD segment line 33. Segments 32, 33, 34 and 35 are controlled by SEGEN8.
LCD_SEG34	PB2				LCD segment line 34. Segments 32, 33, 34 and 35 are controlled by SEGEN8.
LCD_SEG35	PA7				LCD segment line 35. Segments 32, 33, 34 and 35 are con- trolled by SEGEN8.
LCD_SEG36	PA8				LCD segment line 36. Segments 36, 37, 38 and 39 are con- trolled by SEGEN9.
LCD_SEG37	PA9				LCD segment line 37. Segments 36, 37, 38 and 39 are controlled by SEGEN9.
LCD_SEG38	PA10				LCD segment line 38. Segments 36, 37, 38 and 39 are controlled by SEGEN9.
LCD_SEG39	PA11				LCD segment line 39. Segments 36, 37, 38 and 39 are con- trolled by SEGEN9.
LETIM0_OUT0	PD6	PB11	PF0	PC4	Low Energy Timer LETIM0, output channel 0.
LETIM0_OUT1	PD7	PB12	PF1	PC5	Low Energy Timer LETIM0, output channel 1.
LEU0_RX	PD5	PB14	PE15		LEUART0 Receive input.
LEU0_TX	PD4	PB13	PE14		LEUART0 Transmit output. Also used as receive input in half duplex communication.
LEU1_RX	PC7	PA6			LEUART1 Receive input.
LEU1_TX	PC6	PA5			LEUART1 Transmit output. Also used as receive input in half duplex communication.
LFXTAL_N	PB8				Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.
LFXTAL_P	PB7				Low Frequency Crystal (typically 32.768 kHz) positive pin.
PCNT0_S0IN	PC13	PE0	PC0		Pulse Counter PCNT0 input number 0.
PCNT0_S1IN	PC14	PE1	PC1		Pulse Counter PCNT0 input number 1.
PCNT1_S0IN	PC4	PB3			Pulse Counter PCNT1 input number 0.
PCNT1_S1IN	PC5	PB4			Pulse Counter PCNT1 input number 1.
PCNT2_S0IN	PD0	PE8			Pulse Counter PCNT2 input number 0.
PCNT2_S1IN	PD1	PE9			Pulse Counter PCNT2 input number 1.
TIM0_CC0	PA0	PA0	PF6	PD1	Timer 0 Capture Compare input / output channel 0.
TIM0_CC1	PA1	PA1	PF7	PD2	Timer 0 Capture Compare input / output channel 1.
TIM0_CC2	PA2	PA2	PF8	PD3	Timer 0 Capture Compare input / output channel 2.
TIM0_CDTI0	PA3	PC13	PF3	PC13	Timer 0 Complimentary Deat Time Insertion channel 0.

### 5.10.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32G890 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	PA15	PA14	PA13	PA12	PA11	PA10	PA9	PA8	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
Port B	PB15	PB14	PB13	PB12	PB11	PB10	PB9	PB8	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
Port C	PC15	PC14	PC13	PC12	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
Port D	PD15	PD14	PD13	PD12	PD11	PD10	PD9	PD8	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
Port E	PE15	PE14	PE13	PE12	PE11	PE10	PE9	PE8	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
Port F	_	_	_				PF9	PF8	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0

### Table 5.30. GPIO Pinout