E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	EBI/EMI, I ² C, IrDA, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
Number of I/O	86
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K × 8
Voltage - Supply (Vcc/Vdd)	1.98V ~ 3.8V
Data Converters	A/D 8x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32g880f128-qfp100


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3. System Overview

3.1 System Introduction

The EFM32 MCUs are the world's most energy friendly microcontrollers. With a unique combination of the powerful 32-bit ARM Cortex-M3, innovative low energy techniques, short wake-up time from energy saving modes, and a wide selection of peripherals, the EFM32G microcontroller is well suited for any battery operated application as well as other systems requiring high performance and low-energy consumption. This section gives a short introduction to each of the modules in general terms and also shows a summary of the configuration for the EFM32G devices. For a complete feature set and in-depth information on the modules, the reader is referred to the EFM32G Reference Manual.

The diagram shows a superset of features available on the family, which vary by OPN. For more information about specific device features, consult Ordering Information.





3.1.1 ARM Cortex-M3 Core

The ARM Cortex-M3 includes a 32-bit RISC processor which can achieve as much as 1.25 Dhrystone MIPS/MHz. A Memory Protection Unit with support for up to 8 memory segments is included, as well as a Wake-up Interrupt Controller handling interrupts triggered while the CPU is asleep. The EFM32 implementation of the Cortex-M3 is described in detail in EFM32G Reference Manual.

3.1.2 Debug Interface (DBG)

This device includes hardware debug support through a 2-pin serial-wire debug interface . In addition there is also a 1-wire Serial Wire Viewer pin which can be used to output profiling information, data trace and software-generated messages.

3.1.3 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the EFM32G microcontroller. The flash memory is readable and writable from both the Cortex-M3 and DMA. The flash memory is divided into two blocks; the main block and the information block. Program code is normally written to the main block. Additionally, the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in the energy modes EM0 and EM1.

3.2.3 EFM32G222

The features of the EFM32G222 is a subset of the feature set described in the EFM32G Reference Manual. The following table describes device specific implementation of the features.

Module	Configuration	Pin Connections
Cortex-M3	Full configuration	NA
DBG	Full configuration	DBG_SWCLK, DBG_SWDIO, DBG_SWO
MSC	Full configuration	NA
DMA	Full configuration	NA
RMU	Full configuration	NA
EMU	Full configuration	NA
CMU	Full configuration	CMU_OUT0, CMU_OUT1
WDOG	Full configuration	NA
PRS	Full configuration	NA
12C0	Full configuration	12C0_SDA, 12C0_SCL
USART0	Full configuration with IrDA	US0_TX, US0_RX. US0_CLK, US0_CS
USART1	Full configuration	US1_TX, US1_RX, US1_CLK, US1_CS
LEUART0	Full configuration	LEU0_TX, LEU0_RX
TIMER0	Full configuration with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
TIMER2	Full configuration	TIM2_CC[2:0]
RTC	Full configuration	NA
LETIMER0	Full configuration	LET0_O[1:0]
PCNT0	Full configuration, 8-bit count register	PCNT0_S[1:0]
PCNT1	Full configuration, 8-bit count register	PCNT1_S[1:0]
ACMP0	Full configuration	ACMP0_CH[4:0], ACMP0_O
ACMP1	Full configuration	ACMP1_CH[7:0], ACMP1_O
VCMP	Full configuration	NA
ADC0	Full configuration	ADC0_CH[7:4]
DAC0	Full configuration	DAC0_OUT[1]
AES	Full configuration	NA
GPIO	37 pins	Available pins are shown in Table 4.3 (p. 57)

Table 3.3. EFM32G222 Configuration Summary

EFM32G Data Sheet System Overview

_		
0x400e0400	AES	0xffffffe
0x400e0000	AES	0xe0100000
0x400cc400	PRS	0xe00ffff
0x400cc000	FRS	CM3 Peripherals
0x400ca400	RMU	0xe0000000
0x400ca000	NH0	0xdfffffff
0x400c8400	СМИ	0.Aditititi
0x400c8000	6110	0×90000000
0x400c6400	EMU	0x8fffffff
0x400c6000		EBI Region 3
0x400c4000 0x400c2000	DMA	0×8c000000
0x400c2000		0x8bfffff
0x400c0400	MSC	EBI Region 2
0x4008a400		0×88000000
0x4008a000	LCD	0x87fffff
0x40088400		EBI Region 1
0x40088000	WDOG	0×84000000
0x40086c00	DONTO	0x83ffffff
0x40086800	PCNT2	EBI Region 0 0x80000000
0x40086400	PCNT1 PCNT0	
0x40086000	PCNTU	0x7fffffff
0x40084800	LEUART1	0×44000000
0x40084400	LEUARTO	0x43ffffff
0x40084000	LEGARIO	Peripherals (bit-band)
0x40082400	LETIMERO	0x42000000
0×40082000		0x41ffffff
0x40080400	RTC	
0×40080000		0×41000000
0x40010c00	TIMER2	0x40ffffff
0×40010800 0×40010400	TIMER1	Peripherals
0x40010400	TIMERO	0×40000000
0x4000e400		0x3ffffff
0x4000e000	UART0	
0x4000cc00		0×22200000
0x4000c800	USART2	0x221fffff
0x4000c400	USART1	SRAM (bit-band)
0x4000c000	USART0	0×22000000
0x4000a400	2C0	/ 0x21ffffff
0x4000a000	1200	0×20004000
0x40008400	EBI	CDAM (1C Hp) 0x20003fff
0x40008000	LDI	SRAM (16 KB)
0x40007000	GPIO	(data space) 0x20000000
0x40006000	GHO	0x1fffffff
0x40004400	DACO	
0x40004000		
0x40002400	ADC0	
0x40002000		/ Code
0×40001800 0×40001400	ACMP1	
0x40001400	ACMP0	
0x40001000		
0x40000400	VCMP	/ 0×0000000

Figure 3.3. System Address Space with Peripheral Listing




Figure 4.14. Typical Low-Level Output Current, 2V Supply Voltage




Figure 4.16. Typical Low-Level Output Current, 3V Supply Voltage

4.13 Voltage Comparator (VCMP)

Table 4.17. VCMP

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input voltage range	V _{VCMPIN}		_	V _{DD}	_	V
VCMP Common Mode voltage range	VVCMPCM		—	V _{DD}	_	V
Active current	I _{VCMP}	BIASPROG=0b0000 and HALF- BIAS=1 in VCMPn_CTRL regis- ter	_	0.3	1	μA
		BIASPROG=0b1111 and HALF- BIAS=0 in VCMPn_CTRL regis- ter. LPREF=0.	—	22	30	μA
Startup time reference genera- tor	t _{VCMPREF}	NORMAL	_	10		μs
Offset voltage	V _{VCMPOFFSET}	Single-ended	_	10	_	mV
		Differential	—	10	_	mV
VCMP hysteresis	V _{VCMPHYST}		—	40	_	mV
Startup time	t _{VCMPSTART}		_	_	10	μs

The V_{DD Trigger Level} can be configured by setting the TRIGLEVEL field of the VCMP_CTRL register in accordance with the following equation:

 $V_{\text{DD Trigger Level}}$ = 1.667V + 0.034 × TRIGLEVEL

Table 4.18. LCD

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Frame rate	f _{LCDFR}		30	_	200	Hz
Number of segments supported	NUM _{SEG}		—	4×40	—	seg
LCD supply voltage range	V _{LCD}	Internal boost circuit enabled	2.0	_	3.8	V
		Display disconnected, static mode, framerate 32 Hz, all segments on.	_	250	_	nA
Steady state current consumption.	I _{LCD}	Display disconnected, quadruplex mode, framerate 32 Hz, all seg- ments on, bias mode to ONE- THIRD in LCD_DISPCTRL regis- ter.		550	_	nA
Steady state Current contribution		Internal voltage boost off	_	0	_	μA
of internal boost.	ILCDBOOST	Internal voltage boost on, boosting from 2.2 V to 3.0 V.	—	8.4		μA
		VBLEV of LCD_DISPCTRL regis- ter to LEVEL0	_	3.0	_	V
		VBLEV of LCD_DISPCTRL regis- ter to LEVEL1	_	3.08	_	V
		VBLEV of LCD_DISPCTRL regis- ter to LEVEL2	_	3.17	_	V
		VBLEV of LCD_DISPCTRL regis- ter to LEVEL3	_	3.26	_	V
Boost Voltage	V _{BOOST}	VBLEV of LCD_DISPCTRL regis- ter to LEVEL4		3.34		V
		VBLEV of LCD_DISPCTRL regis- ter to LEVEL5		3.43		V
		VBLEV of LCD_DISPCTRL regis- ter to LEVEL6		3.52	_	V
		VBLEV of LCD_DISPCTRL regis- ter to LEVEL7	—	3.6	—	V

The total LCD current is given by the following equation. $I_{LCDBOOST}$ is zero if internal boost is off.

 $I_{LCDTOTAL} = I_{LCD} + I_{LCDBOOST}$

QFN32 P	in# and Name		Pin Alternate	Functionality / Description	
Pin #	Pin Name	Analog	Timers	Communication	Other
31	PE12		TIM1_CC2 #1	US0_CLK #0	
32	PE13			US0_CS #0	ACMP0_O #0

5.2 EFM32G222 (TQFP48)

5.2.1 Pinout

The EFM32G222 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.




Figure 5.2. EFM32G222 Pinout (top view, not to scale)

Table 5.4. Device Pinout

	48 Pin# and Name		Pin Alternate Functionality / Description						
Pin #	Pin Name	Analog	Timers	Communication	Other				
1	PA0		TIM0_CC0 #0/1	I2C0_SDA #0					
2	PA1		TIM0_CC1 #0/1	I2C0_SCL #0	CMU_CLK1 #0				
3	PA2		TIM0_CC2 #0/1		CMU_CLK0 #0				
4	IOVDD_0	Digital IO powe	Digital IO power supply 0.						
5	VSS	Ground.	Ground.						

5.3.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Alternate					LOCATION
Functionality	0	1	2	3	Description
ACMP0_CH0	PC0				Analog comparator ACMP0, channel 0.
ACMP0_CH1	PC1				Analog comparator ACMP0, channel 1.
ACMP0_CH2	PC2				Analog comparator ACMP0, channel 2.
ACMP0_CH3	PC3				Analog comparator ACMP0, channel 3.
ACMP0_CH4	PC4				Analog comparator ACMP0, channel 4.
ACMP0_CH5	PC5				Analog comparator ACMP0, channel 5.
ACMP0_CH6	PC6				Analog comparator ACMP0, channel 6.
ACMP0_CH7	PC7				Analog comparator ACMP0, channel 7.
ACMP0_O	PE13				Analog comparator ACMP0, digital output.
ACMP1_CH0	PC8				Analog comparator ACMP1, channel 0.
ACMP1_CH1	PC9				Analog comparator ACMP2, channel 1.
ACMP1_CH2	PC10				Analog comparator ACMP3, channel 2.
ACMP1_CH3	PC11				Analog comparator ACMP4, channel 3.
ACMP1_CH4	PC12				Analog comparator ACMP1, channel 4.
ACMP1_CH5	PC13				Analog comparator ACMP1, channel 5.
ACMP1_CH6	PC14				Analog comparator ACMP1, channel 6.
ACMP1_CH7	PC15				Analog comparator ACMP1, channel 7.
ACMP1_O	PF2				Analog comparator ACMP1, digital output.
ADC0_CH0	PD0				Analog to digital converter ADC0, input channel number 0.
ADC0_CH1	PD1				Analog to digital converter ADC0, input channel number 1.
ADC0_CH2	PD2				Analog to digital converter ADC0, input channel number 2.
ADC0_CH3	PD3				Analog to digital converter ADC0, input channel number 3.
ADC0_CH4	PD4				Analog to digital converter ADC0, input channel number 4.
ADC0_CH5	PD5				Analog to digital converter ADC0, input channel number 5.
ADC0_CH6	PD6				Analog to digital converter ADC0, input channel number 6.
ADC0_CH7	PD7				Analog to digital converter ADC0, input channel number 7.
BOOT_RX	PE11				Bootloader RX.
BOOT_TX	PE10				Bootloader TX.
CMU_CLK0	PA2	PC12			Clock Management Unit, clock output number 0.
CMU_CLK1	PA1	PD8			Clock Management Unit, clock output number 1.

Table 5.8. Alternate functionality overview

5.4.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Alternate					LOCATION
Functionality	0	1	2	3	Description
ACMP0_CH4	PC0				Analog comparator ACMP0, channel 0.
ACMP0_CH5	PC1				Analog comparator ACMP0, channel 1.
ACMP0_CH6	PC2				Analog comparator ACMP0, channel 2.
ACMP0_CH7	PC3				Analog comparator ACMP0, channel 3.
ACMP0_O	PE13				Analog comparator ACMP0, digital output.
ACMP1_CH0	PC8				Analog comparator ACMP1, channel 0.
ACMP1_CH1	PC9				Analog comparator ACMP1, channel 1.
ACMP1_CH2	PC10				Analog comparator ACMP1, channel 2.
ACMP1_CH3	PC11				Analog comparator ACMP1, channel 3.
ACMP1_O	PF2				Analog comparator ACMP1, digital output.
ADC0_CH0	PD0				Analog to digital converter ADC0, input channel number 0.
ADC0_CH1	PD1				Analog to digital converter ADC0, input channel number 1.
ADC0_CH2	PD2				Analog to digital converter ADC0, input channel number 2.
ADC0_CH3	PD3				Analog to digital converter ADC0, input channel number 3.
ADC0_CH4	PD4				Analog to digital converter ADC0, input channel number 4.
ADC0_CH5	PD5				Analog to digital converter ADC0, input channel number 5.
ADC0_CH6	PD6				Analog to digital converter ADC0, input channel number 6.
ADC0_CH7	PD7				Analog to digital converter ADC0, input channel number 7.
BOOT_RX	PE11				Bootloader RX.
BOOT_TX	PE10				Bootloader TX.
CMU_CLK0	PA2	PC12			Clock Management Unit, clock output number 0.
CMU_CLK1	PA1	PD8			Clock Management Unit, clock output number 1.
DAC0_OUT0	PB11				Digital to Analog Converter DAC0 output channel number 0.
DBG_SWCLK	PF0	PF0			Debug-interface Serial Wire clock input. Note that this function is enabled to pin out of reset, and has a built-in pull down.
DBG_SWDIO	PF1	PF1			Debug-interface Serial Wire data input / output. Note that this function is enabled to pin out of reset, and has a built-in pull up.

Table 5.11. Alternate functionality overview

5.5 EFM32G280 (LQFP100)

5.5.1 Pinout

The EFM32G280 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.




Figure 5.5. EFM32G280 Pinout (top view, not to scale)

Table 5.13. Device Pinout

	P100 Pin# d Name	Pin Alternate Functionality / Description							
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other			
1	PA0		EBI_AD09 #0	TIM0_CC0 #0/1	I2C0_SDA #0				
2	PA1		EBI_AD10 #0	TIM0_CC1 #0/1	I2C0_SCL #0	CMU_CLK1 #0			
3	PA2		EBI_AD11 #0	TIM0_CC2 #0/1		CMU_CLK0 #0			
4	PA3		EBI_AD12 #0	TIM0_CDTI0 #0	U0_TX #2				
5	PA4		EBI_AD13 #0	TIM0_CDTI1 #0	U0_RX #2				

Alternate					LOCATION
Functionality	0	1	2	3	Description
EBI_ARDY	PF2				External Bus Interface (EBI) Hardware Ready Control input.
EBI_CS0	PD9				External Bus Interface (EBI) Chip Select output 0.
EBI_CS1	PD10				External Bus Interface (EBI) Chip Select output 1.
EBI_CS2	PD11				External Bus Interface (EBI) Chip Select output 2.
EBI_CS3	PD12				External Bus Interface (EBI) Chip Select output 3.
EBI_REn	PF5				External Bus Interface (EBI) Read Enable output.
EBI_WEn	PF4				External Bus Interface (EBI) Write Enable output.
HFXTAL_N	PB14				High Frequency Crystal negative pin. Also used as external optional clock input pin.
HFXTAL_P	PB13				High Frequency Crystal positive pin.
I2C0_SCL	PA1	PD7	PC7		I2C0 Serial Clock Line input / output.
I2C0_SDA	PA0	PD6	PC6		I2C0 Serial Data input / output.
LETIM0_OUT0	PD6	PB11	PF0	PC4	Low Energy Timer LETIM0, output channel 0.
LETIM0_OUT1	PD7	PB12	PF1	PC5	Low Energy Timer LETIM0, output channel 1.
LEU0_RX	PD5	PB14	PE15		LEUART0 Receive input.
LEU0_TX	PD4	PB13	PE14		LEUART0 Transmit output. Also used as receive input in half duplex communication.
LEU1_RX	PC7	PA6			LEUART1 Receive input.
LEU1_TX	PC6	PA5			LEUART1 Transmit output. Also used as receive input in half duplex communication.
LFXTAL_N	PB8				Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.
LFXTAL_P	PB7				Low Frequency Crystal (typically 32.768 kHz) positive pin.
PCNT0_S0IN	PC13	PE0	PC0		Pulse Counter PCNT0 input number 0.
PCNT0_S1IN	PC14	PE1	PC1		Pulse Counter PCNT0 input number 1.
PCNT1_S0IN	PC4	PB3			Pulse Counter PCNT1 input number 0.
PCNT1_S1IN	PC5	PB4			Pulse Counter PCNT1 input number 1.
PCNT2_S0IN	PD0	PE8			Pulse Counter PCNT2 input number 0.
PCNT2_S1IN	PD1	PE9			Pulse Counter PCNT2 input number 1.
TIM0_CC0	PA0	PA0	PF6	PD1	Timer 0 Capture Compare input / output channel 0.
TIM0_CC1	PA1	PA1	PF7	PD2	Timer 0 Capture Compare input / output channel 1.
TIM0_CC2	PA2	PA2	PF8	PD3	Timer 0 Capture Compare input / output channel 2.
TIM0_CDTI0	PA3	PC13	PF3	PC13	Timer 0 Complimentary Deat Time Insertion channel 0.
TIM0_CDTI1	PA4	PC14	PF4	PC14	Timer 0 Complimentary Deat Time Insertion channel 1.
TIM0_CDTI2	PA5	PC15	PF5	PC15	Timer 0 Complimentary Deat Time Insertion channel 2.
TIM1_CC0	PC13	PE10	PB0		Timer 1 Capture Compare input / output channel 0.
TIM1_CC1	PC14	PE11	PB1		Timer 1 Capture Compare input / output channel 1.
TIM1_CC2	PC15	PE12	PB2		Timer 1 Capture Compare input / output channel 2.
		-			

BGA112 Pin# and Name		Pin Alternate Functionality / Description							
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other			
G10	PC6	ACMP0_C H6			LEU1_TX #0 I2C0_SDA #2				
G11	PC7	ACMP0_C H7			LEU1_RX #0 I2C0_SCL #2				
H1	PC0	ACMP0_C H0		PCNT0_S0IN #2	US1_TX #0				
H2	PC2	ACMP0_C H2			US2_TX #0				
H3	PD14				I2C0_SDA #3				
H4	PA7								
H5	PA8			TIM2_CC0 #0					
H6	VSS	Ground.							
H7	IOVDD_3	Digital IO po	wer supply 3.						
H8	PD8					CMU_CLK1 #1			
H9	PD5	ADC0_CH 5			LEU0_RX #0				
H10	PD6	ADC0_CH 6		LETIM0_OUT0 #0	I2C0_SDA #1				
H11	PD7	ADC0_CH 7		LETIM0_OUT1 #0	I2C0_SCL #1				
J1	PC1	ACMP0_C H1		PCNT0_S1IN #2	US1_RX #0				
J2	PC3	ACMP0_C H3			US2_RX #0				
J3	PD15				I2C0_SCL #3				
J4	PA12			TIM2_CC0 #1					
J5	PA9			TIM2_CC1 #0					
J6	PA10			TIM2_CC2 #0					
J7	PB9								
J8	PB10								
J9	PD2	ADC0_CH 2		TIM0_CC1 #3	US1_CLK #1				
J10	PD3	ADC0_CH 3		TIM0_CC2 #3	US1_CS #1				
J11	PD4	ADC0_CH 4			LEU0_TX #0				
K1	PB7	LFXTAL_P			US1_CLK #0				
К2	PC4	ACMP0_C H4		LETIM0_OUT0 #3 PCNT1_S0IN #0	US2_CLK #0				
K3	PA13			TIM2_CC1 #1					
K4	VSS	Ground.							

5.6.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32G290 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	PA15	PA14	PA13	PA12	PA11	PA10	PA9	PA8	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
Port B	PB15	PB14	PB13	PB12	PB11	PB10	PB9	PB8	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
Port C	PC15	PC14	PC13	PC12	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
Port D	PD15	PD14	PD13	PD12	PD11	PD10	PD9	PD8	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
Port E	PE15	PE14	PE13	PE12	PE11	PE10	PE9	PE8	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
Port F	_		_	_			PF9	PF8	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0

Table 5.18. GPIO Pinout

TQFP64 Pin# and Name			Pin Alternate	unctionality / Description				
Pin #	Pin Name	Analog	Timers	Communication	Other			
38	PC7	ACMP0_CH7		LEU1_RX #0 I2C0_SCL #2				
39	VDD_DREG	Power supply f	or on-chip voltage regulator.					
40	DECOUPLE	Decouple output for on-chip voltage regulator. An external capacitance of size C _{DECOUPLE} is required pin.						
41	PE4	LCD_COM0		US0_CS #1				
42	PE5	LCD_COM1		US0_CLK #1				
43	PE6	LCD_COM2		US0_RX #1				
44	PE7	LCD_COM3		US0_TX #1				
45	PC12	ACMP1_CH4			CMU_CLK0 #1			
46	PC13	ACMP1_CH5	TIM0_CDTI0 #1/3 TIM1_CC0 #0 PCNT0_S0IN #0					
47	PC14	ACMP1_CH6	TIM0_CDTI1 #1/3 TIM1_CC1 #0 PCNT0_S1IN #0					
48	PC15	ACMP1_CH7	TIM0_CDTI2 #1/3 TIM1_CC2 #0		DBG_SWO #1			
49	PF0		LETIM0_OUT0 #2		DBG_SWCLK #0/1			
50	PF1		LETIM0_OUT1 #2		DBG_SWDIO #0/1			
51	PF2	LCD_SEG0			ACMP1_O #0 DBG_SWO #0			
52	PF3	LCD_SEG1	TIM0_CDTI0 #2					
53	PF4	LCD_SEG2	TIM0_CDTI1 #2					
54	PF5	LCD_SEG3	TIM0_CDTI2 #2					
55	IOVDD_5	Digital IO powe	er supply 5.					
56	VSS	Ground.						
57	PE8	LCD_SEG4	PCNT2_S0IN #1					
58	PE9	LCD_SEG5	PCNT2_S1IN #1					
59	PE10	LCD_SEG6	TIM1_CC0 #1	US0_TX #0	BOOT_TX			
60	PE11	LCD_SEG7	TIM1_CC1 #1	US0_RX #0	BOOT_RX			
61	PE12	LCD_SEG8	TIM1_CC2 #1	US0_CLK #0				
62	PE13	LCD_SEG9		US0_CS #0	ACMP0_O #0			
63	PE14	LCD_SEG10		LEU0_TX #2				
64	PE15	LCD_SEG11		LEU0_RX #2				

5.8.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Alternate					LOCATION
Functionality	0	1	2	3	Description
ACMP0_CH4	PC4				Analog comparator ACMP0, channel 4.
ACMP0_CH5	PC5				Analog comparator ACMP0, channel 5.
ACMP0_CH6	PC6				Analog comparator ACMP0, channel 6.
ACMP0_CH7	PC7				Analog comparator ACMP0, channel 7.
ACMP0_O	PE13				Analog comparator ACMP0, digital output.
ACMP1_CH4	PC12				Analog comparator ACMP1, channel 4.
ACMP1_CH5	PC13				Analog comparator ACMP1, channel 5.
ACMP1_CH6	PC14				Analog comparator ACMP1, channel 6.
ACMP1_CH7	PC15				Analog comparator ACMP1, channel 7.
ACMP1_O	PF2				Analog comparator ACMP1, digital output.
ADC0_CH0	PD0				Analog to digital converter ADC0, input channel number 0.
ADC0_CH1	PD1				Analog to digital converter ADC0, input channel number 1.
ADC0_CH2	PD2				Analog to digital converter ADC0, input channel number 2.
ADC0_CH3	PD3				Analog to digital converter ADC0, input channel number 3.
ADC0_CH4	PD4				Analog to digital converter ADC0, input channel number 4.
ADC0_CH5	PD5				Analog to digital converter ADC0, input channel number 5.
ADC0_CH6	PD6				Analog to digital converter ADC0, input channel number 6.
ADC0_CH7	PD7				Analog to digital converter ADC0, input channel number 7.
BOOT_RX	PE11				Bootloader RX.
BOOT_TX	PE10				Bootloader TX.
CMU_CLK0	PA2	PC12			Clock Management Unit, clock output number 0.
CMU_CLK1	PA1	PD8			Clock Management Unit, clock output number 1.
DAC0_OUT0	PB11				Digital to Analog Converter DAC0 output channel number 0.
DBG_SWCLK	PF0	PF0			Debug-interface Serial Wire clock input. Note that this function is enabled to pin out of reset, and has a built-in pull down.
DBG_SWDIO	PF1	PF1			Debug-interface Serial Wire data input / output. Note that this function is enabled to pin out of reset, and has a built-in pull up.

Table 5.23. Alternate functionality overview

Alternate					LOCATION
Functionality	0	1	2	3	Description
EBI_ARDY	PF2				External Bus Interface (EBI) Hardware Ready Control input.
EBI_CS0	PD9				External Bus Interface (EBI) Chip Select output 0.
EBI_CS1	PD10				External Bus Interface (EBI) Chip Select output 1.
EBI_CS2	PD11				External Bus Interface (EBI) Chip Select output 2.
EBI_CS3	PD12				External Bus Interface (EBI) Chip Select output 3.
EBI_REn	PF5				External Bus Interface (EBI) Read Enable output.
EBI_WEn	PF4				External Bus Interface (EBI) Write Enable output.
HFXTAL_N	PB14				High Frequency Crystal negative pin. Also used as external optional clock input pin.
HFXTAL_P	PB13				High Frequency Crystal positive pin.
I2C0_SCL	PA1	PD7	PC7		I2C0 Serial Clock Line input / output.
I2C0_SDA	PA0	PD6	PC6		I2C0 Serial Data input / output.
LCD_BCAP_N	PA13				LCD voltage booster (optional), boost capacitor, negative pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P.
LCD_BCAP_P	PA12				LCD voltage booster (optional), boost capacitor, positive pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P.
LCD_BEXT	PA14				 LCD voltage booster (optional), boost output. If using the LCD voltage booster, connect a 1 uF capacitor between this pin and VSS. An external LCD voltage may also be applied to this pin if the booster is not enabled. If AVDD is used directly as the LCD supply voltage, this pin may be left unconnected or used as a GPIO.
LCD_COM0	PE4				LCD driver common line number 0.
LCD_COM1	PE5				LCD driver common line number 1.
LCD_COM2	PE6				LCD driver common line number 2.
LCD_COM3	PE7				LCD driver common line number 3.
LCD_SEG0	PF2				LCD segment line 0. Segments 0, 1, 2 and 3 are controlled by SEGEN0.
LCD_SEG1	PF3				LCD segment line 1. Segments 0, 1, 2 and 3 are controlled by SEGEN0.
LCD_SEG2	PF4				LCD segment line 2. Segments 0, 1, 2 and 3 are controlled by SEGEN0.
LCD_SEG3	PF5				LCD segment line 3. Segments 0, 1, 2 and 3 are controlled by SEGEN0.
LCD_SEG4	PE8				LCD segment line 4. Segments 4, 5, 6 and 7 are controlled by SEGEN1.
LCD_SEG5	PE9				LCD segment line 5. Segments 4, 5, 6 and 7 are controlled by SEGEN1.
LCD_SEG6	PE10				LCD segment line 6. Segments 4, 5, 6 and 7 are controlled by SEGEN1.

6. BGA112 Package Specifications

6.1 BGA112 Package Dimensions




Figure 6.1. BGA112

Note:

- 1. The dimensions in parenthesis are reference.
- 2. Datum 'C' and seating plane are defined by the crown of the solder balls.
- 3. All dimensions are in millimeters.

The BGA112 Package uses SAC105 solderballs.

All EFM32 packages are RoHS compliant and free of Bromine (Br) and Antimony (Sb).

For additional Quality and Environmental information, please see: http://www.silabs.com/support/quality/pages/default.aspx.




Figure 9.4. TQFP48 PCB Stencil Design

Table 9.4. TQFP48 PCB Stencil Design Dimensions (Dimensions in mm)

Symbol	Dim. (mm)
а	1.50
b	0.20
с	0.50
d	8.50
e	8.50

Note:

- 1. The drawings are not to scale.
- 2. All dimensions are in millimeters.
- 3. All drawings are subject to change without notice.
- 4. The PCB Land Pattern drawing is in compliance with IPC-7351B.
- 5. Stencil thickness 0.125 mm.
- 6. For detailed pin-positioning, see 5. Pin Definitions.