





Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|---|
| Product Status | Discontinued at Digi-Key |
| Core Processor | ARM® Cortex®-M3 |
| Core Size | 32-Bit Single-Core |
| Speed | 32MHz |
| Connectivity | EBI/EMI, I ² C, IrDA, SmartCard, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT |
| Number of I/O | 86 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 16K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.98V ~ 3.8V |
| Data Converters | A/D 8x12b; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-LQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm32g880f64-qfp100 |

3.2.5 EFM32G232

The features of the EFM32G232 is a subset of the feature set described in the EFM32G Reference Manual. The following table describes device specific implementation of the features.

Table 3.5. EFM32G232 Configuration Summary

| Module | Configuration | Pin Connections |
|-----------|--|---|
| Cortex-M3 | Full configuration | NA |
| DBG | Full configuration | DBG_SWCLK, DBG_SWDIO, DBG_SWO |
| MSC | Full configuration | NA |
| DMA | Full configuration | NA |
| RMU | Full configuration | NA |
| EMU | Full configuration | NA |
| СМИ | Full configuration | CMU_OUT0, CMU_OUT1 |
| WDOG | Full configuration | NA |
| PRS | Full configuration | NA |
| I2C0 | Full configuration | I2C0_SDA, I2C0_SCL |
| USART0 | Full configuration with IrDA | US0_TX, US0_RX. US0_CLK, US0_CS |
| USART1 | Full configuration | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | Full configuration | US2_TX, US2_RX, US2_CLK, US2_CS |
| LEUART0 | Full configuration | LEU0_TX, LEU0_RX |
| LEUART1 | Full configuration | LEU1_TX, LEU1_RX |
| TIMER0 | Full configuration with DTI | TIM0_CC[2:0], TIM0_CDTI[2:0] |
| TIMER1 | Full configuration | TIM1_CC[2:0] |
| TIMER2 | Full configuration | TIM2_CC[2:0] |
| RTC | Full configuration | NA |
| LETIMER0 | Full configuration | LET0_O[1:0] |
| PCNT0 | Full configuration, 8-bit count register | PCNT0_S[1:0] |
| PCNT1 | Full configuration, 8-bit count register | PCNT1_S[1:0] |
| PCNT2 | Full configuration, 8-bit count register | PCNT2_S[1:0] |
| ACMP0 | Full configuration | ACMP0_CH[7:0], ACMP0_O |
| ACMP1 | Full configuration | ACMP1_CH[15:8], ACMP1_O |
| VCMP | Full configuration | NA |
| ADC0 | Full configuration | ADC0_CH[7:0] |
| DAC0 | Full configuration | DAC0_OUT[0] |
| AES | Full configuration | NA |
| GPIO | 53 pins | Available pins are shown in Table 4.3 (p. 57) |

| Module | Module | Module |
|--------|--------------------|---|
| LCD | Full configuration | LCD_SEG[39:0], LCD_COM[3:0], LCD_BCAP_P, LCD_BCAP_N, LCD_BEXT |

3.3 Memory Map

The EFM32G memory map is shown in the figure below. RAM and Flash sizes are for the largest memory configuration.




Figure 3.2. System Address Space with Core and Code Space Listing

4.6 Power Management

The EFM32G requires the AVDD_x, VDD_DREG and IOVDD_x pins to be connected together (with optional filter) at the PCB level. For practical schematic recommendations, please see the application note, "AN0002 EFM32 Hardware Design Considerations".

Table 4.5. Power Management

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--|-------------------------|---|------|------|------|------|
| BOD threshold on falling external sup- | V _{BODextthr-} | EM0 | 1.74 | _ | 1.96 | V |
| ply voltage | | EM1 | 1.74 | _ | 1.96 | V |
| | | EM2 | 1.74 | _ | 1.96 | V |
| BOD threshold on rising external supply voltage | V _{BODextthr+} | EM0 | | 1.85 | _ | V |
| Power-on Reset (POR) threshold on rising external supply voltage | V _{PORthr+} | | | _ | 1.98 | V |
| Delay from reset is released until program execution starts | t _{RESETdly} | Applies to Power-on Reset, Brown-out Reset and pin reset. | _ | 163 | _ | μѕ |
| negative pulse length to ensure complete reset of device | t _{RESET} | | 50 | _ | _ | ns |
| Voltage regulator decoupling capacitor. | C _{DECOUPLE} | X5R capacitor recom- mended. Apply between DECOUPLE pin and GROUND | | 1 | _ | μF |

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--|---------------------|---|----------------------|----------------------|----------------------|------|
| | | Sinking 0.1 mA, V _{DD} =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOWEST | _ | 0.20×V _{DD} | _ | V |
| | | Sinking 0.1 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOWEST | _ | 0.10×V _{DD} | _ | V |
| | | Sinking 1 mA, V _{DD} =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOW | _ | 0.10×V _{DD} | _ | V |
| Output low voltage (Production test condition = 3.0 V, DRIVE- | V | Sinking 1 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOW | _ | 0.05×V _{DD} | _ | V |
| MODE = STANDARD) | V _{IOOL} | Sinking 6 mA, V _{DD} =1.98 V, GPIO_Px_CTRL DRIVEMODE = STANDARD | _ | _ | 0.30×V _{DD} | V |
| | | Sinking 6 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = STANDARD | _ | _ | 0.20×V _{DD} | V |
| | | Sinking 20 mA, V _{DD} =1.98 V, GPIO_Px_CTRL DRIVEMODE = HIGH | _ | _ | 0.35×V _{DD} | V |
| | | Sinking 20 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = HIGH | _ | _ | 0.25×V _{DD} | V |
| Input leakage current | I _{IOLEAK} | High Impedance IO connected to GROUND or V _{DD} | _ | ±0.1 | ±40 | nA |
| I/O pin pull-up resistor | R _{PU} | | <u> </u> | 40 | _ | kΩ |
| I/O pin pull-down resistor | R _{PD} | | _ | 40 | _ | kΩ |
| Internal ESD series resistor | R _{IOESD} | | _ | 200 | _ | Ω |
| Pulse width of pulses to be removed by the glitch suppression filter | tioglitch | | 10 | _ | 50 | ns |
| Output fell time | | GPIO_Px_CTRL DRIVEMODE = LOWEST and load capaci- tance C _L =12.5-25pF. | 20+0.1C _L | _ | 250 | ns |
| Output fall time | t _{IOOF} | GPIO_Px_CTRL DRIVEMODE = LOW and load capacitance C _L =350-600pF | 20+0.1C _L | _ | 250 | ns |
| I/O pin hysteresis (V _{IOTHR+} - V _{IOTHR-}) | V _{IOHYST} | V _{DD} = 1.98 - 3.8 V | 0.1×V _{DD} | _ | _ | V |

Note:

1. If the GPIO input voltage is between 0.3×V $_{DD}$ and 0.7×V $_{DD}$, the current consumption will increase.




Figure 4.19. Typical High-Level Output Current, 3.8V Supply Voltage




Figure 4.21. Calibrated HFRCO 1 MHz Band Frequency vs Supply Voltage and Temperature




Figure 4.22. Calibrated HFRCO 7 MHz Band Frequency vs Supply Voltage and Temperature

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--|-------------------------|---|-------|-------------------|--------------------|-------------------|
| Spurious-Free Dynamic Range (SFDR) | SFDR _{ADC} | 200 kSamples/s, 12 bit, differential, V _{DD} reference, ADC_CLK = 7 MHz, BIASPROG = 0x747 | 68 | 79 | _ | dBc |
| | | 200 kSamples/s, 12 bit, differential, 2xV _{DD} reference,ADC_CLK = 7 MHz, BIASPROG = 0x747 | _ | 79 | _ | dBc |
| Offset voltage | V _{ADCOFFSET} | After calibration, single-ended | _ | 0.3 | _ | mV |
| | | After calibration, differential | -4 | 0.3 | 4 | mV |
| Thermometer output gradient | TGRAD _{ADCTH} | | _ | -1.92 | _ | mV/°C |
| | | | _ | -6.3 | _ | ADC Co- des/°C |
| Differential non-linearity (DNL) | DNL _{ADC} | V _{DD} = 3.0 V, external 2.5 V reference | -1 | ±0.7 | 4 | LSB |
| Integral non-linearity (INL), End point method | INL _{ADC} | V _{DD} = 3.0 V, external 2.5 V reference | _ | ±1.2 | ±3 | LSB |
| Missing codes | MC _{ADC} | | _ | _ | 3 | LSB |
| Gain error drift | GAIN _{ED} | 1.25 V reference | _ | 0.01 ² | 0.033 ³ | %/°C |
| | | 2.5 V reference | _ | 0.01 ² | 0.03 ³ | %/°C |
| Offset error drift | OFFSET _{ED} | 1.25 V reference | _ | 0.00 ² | 0.06 ³ | LSB/°C |
| | | 2.5 V reference | _ | 0.00 ² | 0.04 ³ | LSB/°C |
| VREF voltage | V _{REF} | 1.25 V reference | 1.2 | 1.25 | 1.3 | V |
| | | 2.5 V reference | 2.4 | 2.5 | 2.6 | V |
| VREF voltage drift | V _{REF_VDRIFT} | 1.25 V reference | -12.4 | 2.9 | 18.2 | mV/V |
| | | 2.5 V reference, VDD > 2.5 V | -24.6 | 5.7 | 35.2 | mV/V |
| VREF temperature drift | V _{REF_TDRIFT} | 1.25 V reference | -132 | 272 | 677 | μV/°C |
| | | 2.5 V reference | -231 | 545 | 1271 | μV/°C |
| VREF current consumption | I _{VREF} | 1.25 V reference | _ | 67 | 114 | μA |
| | | 2.5 V reference | _ | 55 | 82 | μA |
| ADC and DAC VREF matching | V _{REF_MATCH} | 1.25 V reference | _ | 99.85 | _ | % |
| | | 2.5 V reference | _ | 100.01 | _ | % |

Note:

- 1. Includes required contribution from the voltage reference.
- 2. Typical numbers given by abs(Mean) / (85 25).
- 3. Max number given by (abs(Mean) + 3x stddev) / (85 25).

The integral non-linearity (INL) and differential non-linearity parameters are explained in the following figures.

Table 5.1. Device Pinout

| Pin # Pin Name | QFN32 P | Pin# and Name | | Pin Alternate | Functionality / Description | | | | | |
|--|---------|---------------|------------------|-----------------------------------|--------------------------------|---|--|--|--|--|
| PA0 | Pin # | Pin Name | Analog | Timers | Communication | Other | | | | |
| PA1 | 0 | VSS | Ground. | | | | | | | |
| TIMO_CC2 #0/1 CMU_CLK0 #0 | 1 | PA0 | | TIM0_CC0 #0/1 | I2C0_SDA #0 | | | | | |
| A | 2 | PA1 | | TIM0_CC1 #0/1 | I2C0_SCL #0 | CMU_CLK1 #0 | | | | |
| 5 PCO ACMP0_CH0 PCNTO_S0IN #2 US1_TX #0 6 PC1 ACMP0_CH1 PCNTO_S1IN #2 US1_RX #0 7 PB7 LFXTAL_P US1_CLK #0 8 PB8 LFXTAL_N US1_CS #0 9 RESETIN Reset input, active low To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. 10 PB11 DAC0_OUTO LETIMO_OUTO #1 11 AVDD_2 Analog power supply 2. 12 PB13 HFXTAL_P LEU0_TX #1 13 PB14 HFXTAL_N LEU0_RX #1 14 IOVDD_3 Digital IO power supply 3. 15 AVDD_0 Analog power supply 0. 16 PD4 ADC0_CH4 LEU0_RX #0 17 PD5 ADC0_CH6 LETIM0_OUT0 #0 I2C0_SDA #1 19 PD7 ADC0_CH6 LETIM0_OUT1 #0 I2C0_SDA #1 20 VDD_DREG Power supply for on-chip voltage regulator. 21 DECOUPLE <td< td=""><td>3</td><td>PA2</td><td></td><td>TIM0_CC2 #0/1</td><td></td><td>CMU_CLK0 #0</td></td<> | 3 | PA2 | | TIM0_CC2 #0/1 | | CMU_CLK0 #0 | | | | |
| PC1 | 4 | IOVDD_1 | Digital IO power | er supply 1. | | | | | | |
| PB7 | 5 | PC0 | ACMP0_CH0 | PCNT0_S0IN #2 | US1_TX #0 | | | | | |
| 8 PB8 LFXTAL_N US1_CS #0 9 RESETn Reset input, active low.To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. 10 PB11 DAC0_OUT0 LETIMO_OUT0#1 11 AVDD_2 Analog power supply 2. 12 PB13 HFXTAL_P LEU0_TX #1 13 PB14 HFXTAL_N LEU0_RX #1 14 IOVDD_3 Digital IO power supply 3. 15 AVDD_0 Analog power supply 0. 16 PD4 ADC0_CH4 LEU0_TX #0 17 PD5 ADC0_CH5 LEU0_RX #0 18 PD6 ADC0_CH6 LETIMO_OUT1#0 I2C0_SDA #1 19 PD7 ADC0_CH7 LETIMO_OUT1#0 I2C0_SCL #1 20 VDD_DREG Power supply for on-chip voltage regulator. 21 DECOUPLE Decouple output for on-chip voltage regulator. 22 PC13 ACMP1_CH5 TIMO_CDT12 #1/3 TIM1_CC0 #1 23 PC14 ACMP1_CH6 TIMO_ | 6 | PC1 | ACMP0_CH1 | PCNT0_S1IN #2 | US1_RX #0 | | | | | |
| 9 RESETn Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. 10 PB11 DAC0_OUT0 LETIM0_OUT0#1 11 AVDD_2 Analog power supply 2. 12 PB13 HFXTAL_P LEU0_TX #1 13 PB14 HFXTAL_N LEU0_RX #1 14 IOVDD_3 Digital IO power supply 3. 15 AVDD_0 Analog power supply 0. 16 PD4 ADC0_CH4 LEU0_TX #0 17 PD5 ADC0_CH5 LEU0_RX #0 18 PD6 ADC0_CH6 LETIM0_OUT0 #0 I2C0_SDA #1 19 PD7 ADC0_CH7 LETIM0_OUT1 #0 I2C0_SCL #1 20 VDD_DREG Power supply for on-chip voltage regulator. 21 DECOUPLE Decouple output for on-chip voltage regulator. An external capacitance of size Coecouple is required at this pin. 22 PC13 ACMP1_CH5 TIM0_CDTI1 #1/3 TIM1_CC0 24 PC15 ACMP1_CH6 TIM0_CDTI1 #1/3 TIM1_CC1 | 7 | PB7 | LFXTAL_P | | US1_CLK #0 | | | | | |
| March Marc | 8 | PB8 | LFXTAL_N | | US1_CS #0 | | | | | |
| 11 | 9 | RESETn | | | | uired to only drive this pin low | | | | |
| 12 | 10 | PB11 | DAC0_OUT0 | LETIM0_OUT0 #1 | | | | | | |
| 13 | 11 | AVDD_2 | Analog powers | supply 2. | | | | | | |
| 14 | 12 | PB13 | HFXTAL_P | | LEU0_TX #1 | | | | | |
| 15 | 13 | PB14 | HFXTAL_N | | LEU0_RX #1 | | | | | |
| 16 | 14 | IOVDD_3 | Digital IO power | er supply 3. | | | | | | |
| 17 | 15 | AVDD_0 | Analog power s | supply 0. | | | | | | |
| 18 | 16 | PD4 | ADC0_CH4 | | LEU0_TX #0 | | | | | |
| 19 PD7 ADC0_CH7 LETIM0_OUT1 #0 I2C0_SCL #1 20 VDD_DREG Power supply for on-chip voltage regulator. 21 DECOUPLE Decouple output for on-chip voltage regulator. An external capacitance of size CDECOUPLE is required at this pin. 22 PC13 ACMP1_CH5 TIM0_CDTI0 #1/3 TIM1_CC0 #0 23 PC14 ACMP1_CH6 TIM0_CDTI1 #1/3 TIM1_CC1 #0 PCNT0_S1IN #0 24 PC15 ACMP1_CH7 TIM0_CDTI2 #1/3 TIM1_CC2 #0 DBG_SWO #1 25 PF0 LETIM0_OUT0 #2 DBG_SWCLK #0/1 26 PF1 LETIM0_OUT1 #2 DBG_SWDIO #0/1 27 PF2 ACMP1_O #0 DBG_SWO #0 28 IOVDD_5 Digital IO power supply 5. 29 PE10 TIM1_CC0 #1 US0_TX #0 BOOT_TX | 17 | PD5 | ADC0_CH5 | | LEU0_RX #0 | | | | | |
| 20 VDD_DREG Power supply for on-chip voltage regulator. 21 DECOUPLE Decouple output for on-chip voltage regulator. An external capacitance of size CDECOUPLE is required at this pin. 22 PC13 ACMP1_CH5 TIM0_CDTI0 #1/3 TIM1_CC0 #1 #1/3 TIM1_CC0 #1 #1/3 TIM1_CC1 #1/4 PCNT0_S1IN #0 DBG_SW0 #1 23 PC14 ACMP1_CH6 TIM0_CDTI1 #1/3 TIM1_CC1 #1/4 TIM1_CC1 #1/4 TIM1_CC2 #1/4 TIM1_ | 18 | PD6 | ADC0_CH6 | LETIM0_OUT0 #0 | I2C0_SDA #1 | | | | | |
| DECOUPLE Decouple output for on-chip voltage regulator. An external capacitance of size C_DECOUPLE is required at this pin. | 19 | PD7 | ADC0_CH7 | LETIM0_OUT1 #0 | I2C0_SCL #1 | | | | | |
| 21 DECOUPLE pin. 22 PC13 ACMP1_CH5 TIM0_CDTI0 #1/3 TIM1_CC0 #0 PCNT0_S0IN #0 23 PC14 ACMP1_CH6 TIM0_CDTI1 #1/3 TIM1_CC1 #0 PCNT0_S1IN #0 24 PC15 ACMP1_CH7 TIM0_CDTI2 #1/3 TIM1_CC2 #0 DBG_SWO #1 25 PF0 LETIM0_OUT0 #2 DBG_SWCLK #0/1 26 PF1 LETIM0_OUT1 #2 DBG_SWDIO #0/1 27 PF2 ACMP1_O #0 DBG_SWO #0 28 IOVDD_5 Digital IO power supply 5. 29 PE10 TIM1_CC0 #1 US0_TX #0 BOOT_TX | 20 | VDD_DREG | Power supply f | or on-chip voltage regulator. | | | | | | |
| 22 PC13 ACMP1_CH5 #0 PCNT0_S0IN #0 23 PC14 ACMP1_CH6 TIM0_CDTI1 #1/3 TIM1_CC1 #0 PCNT0_S1IN #0 DBG_SWO #1 24 PC15 ACMP1_CH7 TIM0_CDTI2 #1/3 TIM1_CC2 #0 DBG_SWO #1 25 PF0 LETIM0_OUT0 #2 DBG_SWCLK #0/1 26 PF1 LETIM0_OUT1 #2 DBG_SWDIO #0/1 27 PF2 ACMP1_O #0 DBG_SWO #0 28 IOVDD_5 Digital IO power supply 5. 29 PE10 TIM1_CC0 #1 US0_TX #0 BOOT_TX | 21 | DECOUPLE | | ut for on-chip voltage regulator. | An external capacitance of siz | e C _{DECOUPLE} is required at this | | | | |
| 23 PC 14 ACMP1_CH0 #0 PCNT0_S1IN #0 24 PC15 ACMP1_CH7 TIM0_CDTI2 #1/3 TIM1_CC2 #0 DBG_SWO #1 25 PF0 LETIM0_OUT0 #2 DBG_SWCLK #0/1 26 PF1 LETIM0_OUT1 #2 DBG_SWDIO #0/1 27 PF2 ACMP1_O #0 DBG_SWO #0 28 IOVDD_5 Digital IO power supply 5. 29 PE10 TIM1_CC0 #1 US0_TX #0 BOOT_TX | 22 | PC13 | ACMP1_CH5 | | | | | | | |
| 24 PC15 ACMP1_CH7 #0 DBG_SW0#1 25 PF0 LETIM0_OUT0 #2 DBG_SWCLK #0/1 26 PF1 LETIM0_OUT1 #2 DBG_SWDIO #0/1 27 PF2 ACMP1_O #0 DBG_SWO #0 28 IOVDD_5 Digital IO power supply 5. 29 PE10 TIM1_CC0 #1 US0_TX #0 BOOT_TX | 23 | PC14 | ACMP1_CH6 | | | | | | | |
| 26 PF1 LETIMO_OUT1 #2 DBG_SWDIO #0/1 27 PF2 ACMP1_O #0 DBG_SWO #0 28 IOVDD_5 Digital IO power supply 5. 29 PE10 TIM1_CC0 #1 US0_TX #0 BOOT_TX | 24 | PC15 | ACMP1_CH7 | | | DBG_SWO #1 | | | | |
| 27 PF2 ACMP1_O #0 DBG_SWO #0 28 IOVDD_5 Digital IO power supply 5. 29 PE10 TIM1_CC0 #1 US0_TX #0 BOOT_TX | 25 | PF0 | | LETIM0_OUT0 #2 | | DBG_SWCLK #0/1 | | | | |
| 28 IOVDD_5 Digital IO power supply 5. 29 PE10 TIM1_CC0 #1 US0_TX #0 BOOT_TX | 26 | PF1 | | LETIM0_OUT1 #2 | | DBG_SWDIO #0/1 | | | | |
| 29 PE10 TIM1_CC0 #1 US0_TX #0 BOOT_TX | 27 | PF2 | | | | ACMP1_O #0 DBG_SWO #0 | | | | |
| | 28 | IOVDD_5 | Digital IO power | Digital IO power supply 5. | | | | | | |
| 30 PE11 TIM1_CC1 #1 US0_RX #0 BOOT_RX | 29 | PE10 | | TIM1_CC0 #1 | US0_TX #0 | BOOT_TX | | | | |
| | 30 | PE11 | | TIM1_CC1 #1 | US0_RX #0 | BOOT_RX | | | | |

| QFN32 P | in# and Name | | Pin Alternate | Functionality / Description | |
|---------|--------------|--------|---------------|-----------------------------|------------|
| Pin# | Pin Name | Analog | Timers | Communication | Other |
| 31 | PE12 | | TIM1_CC2 #1 | US0_CLK #0 | |
| 32 | PE13 | | | US0_CS #0 | ACMP0_O #0 |

| | 48 Pin# and Name | | | | |
|------|---------------------|------------------|----------------|---------------|-----------------------|
| Pin# | Pin Name | Analog | Timers | Communication | Other |
| 38 | PF1 | | LETIM0_OUT1 #2 | | DBG_SWDIO #0/1 |
| 39 | PF2 | | | | ACMP1_O #0 DBG_SWO #0 |
| 40 | PF3 | | TIM0_CDTI0 #2 | | |
| 41 | PF4 | | TIM0_CDTI1 #2 | | |
| 42 | PF5 | | TIM0_CDTI2 #2 | | |
| 43 | IOVDD_5 | Digital IO power | er supply 5. | | |
| 44 | VSS | Ground. | | | |
| 45 | PE10 | | TIM1_CC0 #1 | US0_TX #0 | BOOT_TX |
| 46 | PE11 | | TIM1_CC1 #1 | US0_RX #0 | BOOT_RX |
| 47 | PE12 | | TIM1_CC2 #1 | US0_CLK #0 | |
| 48 | PE13 | | | US0_CS #0 | ACMP0_O #0 |

| Alternate | | | | | LOCATION | |
|---------------|------|------|------|------|---|--|
| Functionality | 0 | 1 | 2 | 3 | Description | |
| DAC0_OUT0 | PB11 | | | | Digital to Analog Converter DAC0 output channel number 0. | |
| DAC0_OUT1 | PB12 | | | | Digital to Analog Converter DAC0 output channel number 1. | |
| | | | | | Debug-interface Serial Wire clock input. | |
| DBG_SWCLK | PF0 | PF0 | | | Note that this function is enabled to pin out of reset, and has a built-in pull down. | |
| | | | | | Debug-interface Serial Wire data input / output. | |
| DBG_SWDIO | PF1 | PF1 | | | Note that this function is enabled to pin out of reset, and has a built-in pull up. | |
| | | | | | Debug-interface Serial Wire viewer Output. | |
| DBG_SWO | PF2 | PC15 | | | Note that this function is not enabled after reset, and must be enabled by software to be used. | |
| HFXTAL_N | PB14 | | | | High Frequency Crystal negative pin. Also used as external optional clock input pin. | |
| HFXTAL_P | PB13 | | | | High Frequency Crystal positive pin. | |
| I2C0_SCL | PA1 | PD7 | PC7 | | I2C0 Serial Clock Line input / output. | |
| I2C0_SDA | PA0 | PD6 | PC6 | | I2C0 Serial Data input / output. | |
| LETIMO_OUT0 | PD6 | PB11 | PF0 | PC4 | Low Energy Timer LETIM0, output channel 0. | |
| LETIM0_OUT1 | PD7 | PB12 | PF1 | PC5 | Low Energy Timer LETIM0, output channel 1. | |
| LEU0_RX | PD5 | PB14 | PE15 | | LEUART0 Receive input. | |
| LEU0_TX | PD4 | PB13 | PE14 | | LEUART0 Transmit output. Also used as receive input in half duplex communication. | |
| LEU1_RX | PC7 | PA6 | | | LEUART1 Receive input. | |
| LEU1_TX | PC6 | PA5 | | | LEUART1 Transmit output. Also used as receive input in half duplex communication. | |
| LFXTAL_N | PB8 | | | | Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin. | |
| LFXTAL_P | PB7 | | | | Low Frequency Crystal (typically 32.768 kHz) positive pin. | |
| PCNT0_S0IN | PC13 | | PC0 | | Pulse Counter PCNT0 input number 0. | |
| PCNT0_S1IN | PC14 | | PC1 | | Pulse Counter PCNT0 input number 1. | |
| PCNT1_S0IN | PC4 | | | | Pulse Counter PCNT1 input number 0. | |
| PCNT1_S1IN | PC5 | | | | Pulse Counter PCNT1 input number 1. | |
| PCNT2_S0IN | PD0 | PE8 | | | Pulse Counter PCNT2 input number 0. | |
| PCNT2_S1IN | PD1 | PE9 | | | Pulse Counter PCNT2 input number 1. | |
| TIM0_CC0 | PA0 | PA0 | | PD1 | Timer 0 Capture Compare input / output channel 0. | |
| TIM0_CC1 | PA1 | PA1 | | PD2 | Timer 0 Capture Compare input / output channel 1. | |
| TIM0_CC2 | PA2 | PA2 | | PD3 | Timer 0 Capture Compare input / output channel 2. | |
| TIM0_CDTI0 | PA3 | PC13 | PF3 | PC13 | Timer 0 Complimentary Deat Time Insertion channel 0. | |
| TIM0_CDTI1 | PA4 | PC14 | PF4 | PC14 | Timer 0 Complimentary Deat Time Insertion channel 1. | |
| TIM0_CDTI2 | PA5 | PC15 | PF5 | PC15 | Timer 0 Complimentary Deat Time Insertion channel 2. | |

5.6.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 5.17. Alternate functionality overview

| Alternate | | | | | LOCATION |
|---------------|------|------|---|---|---|
| Functionality | 0 | 1 | 2 | 3 | Description |
| ACMP0_CH0 | PC0 | | | | Analog comparator ACMP0, channel 0. |
| ACMP0_CH1 | PC1 | | | | Analog comparator ACMP0, channel 1. |
| ACMP0_CH2 | PC2 | | | | Analog comparator ACMP0, channel 2. |
| ACMP0_CH3 | PC3 | | | | Analog comparator ACMP0, channel 3. |
| ACMP0_CH4 | PC4 | | | | Analog comparator ACMP0, channel 4. |
| ACMP0_CH5 | PC5 | | | | Analog comparator ACMP0, channel 5. |
| ACMP0_CH6 | PC6 | | | | Analog comparator ACMP0, channel 6. |
| ACMP0_CH7 | PC7 | | | | Analog comparator ACMP0, channel 7. |
| ACMP0_O | PE13 | PE2 | | | Analog comparator ACMP0, digital output. |
| ACMP1_CH0 | PC8 | | | | Analog comparator ACMP1, channel 0. |
| ACMP1_CH1 | PC9 | | | | Analog comparator ACMP1, channel 1. |
| ACMP1_CH2 | PC10 | | | | Analog comparator ACMP1, channel 2. |
| ACMP1_CH3 | PC11 | | | | Analog comparator ACMP1, channel 3. |
| ACMP1_CH4 | PC12 | | | | Analog comparator ACMP1, channel 4. |
| ACMP1_CH5 | PC13 | | | | Analog comparator ACMP1, channel 5. |
| ACMP1_CH6 | PC14 | | | | Analog comparator ACMP1, channel 6. |
| ACMP1_CH7 | PC15 | | | | Analog comparator ACMP1, channel 7. |
| ACMP1_O | PF2 | PE3 | | | Analog comparator ACMP1, digital output. |
| ADC0_CH0 | PD0 | | | | Analog to digital converter ADC0, input channel number 0. |
| ADC0_CH1 | PD1 | | | | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH2 | PD2 | | | | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3 | PD3 | | | | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4 | PD4 | | | | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5 | PD5 | | | | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6 | PD6 | | | | Analog to digital converter ADC0, input channel number 6. |
| ADC0_CH7 | PD7 | | | | Analog to digital converter ADC0, input channel number 7. |
| BOOT_RX | PE11 | | | | Bootloader RX. |
| BOOT_TX | PE10 | | | | Bootloader TX. |
| CMU_CLK0 | PA2 | PC12 | | | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | PA1 | PD8 | | | Clock Management Unit, clock output number 1. |

5.7 EFM32G840 (QFN64)

5.7.1 Pinout

The EFM32G840 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the * ROUTE register in the module in question.




Figure 5.7. EFM32G840 Pinout (top view, not to scale)

Table 5.19. Device Pinout

| QFN64 P | in# and Name | | Pin Alternate | Functionality / Description | |
|---------|--------------|-----------|---------------|-----------------------------|-------------|
| Pin# | Pin Name | Analog | Timers | Communication | Other |
| 0 | VSS | Ground. | | | |
| 1 | PA0 | LCD_SEG13 | TIM0_CC0 #0/1 | I2C0_SDA #0 | |
| 2 | PA1 | LCD_SEG14 | TIM0_CC1 #0/1 | 12C0_SCL #0 | CMU_CLK1 #0 |
| 3 | PA2 | LCD_SEG15 | TIM0_CC2 #0/1 | | CMU_CLK0 #0 |
| 4 | PA3 | LCD_SEG16 | TIM0_CDTI0 #0 | | |
| 5 | PA4 | LCD_SEG17 | TIM0_CDTI1 #0 | | |

| QFN64 Pin# and Name | | Pin Alternate Functionality / Description | | | | | | |
|---------------------|----------|---|--|------------------------|-----------------------|--|--|--|
| Pin # | Pin Name | Analog | Timers | Communication | Other | | | |
| 38 | PC7 | ACMP0_CH7 | | LEU1_RX #0 I2C0_SCL #2 | | | | |
| 39 | VDD_DREG | Power supply for on-chip voltage regulator. | | | | | | |
| 40 | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size C _{DECOUPLE} is required at this pin. | | | | | | |
| 41 | PE4 | LCD_COM0 | | US0_CS #1 | | | | |
| 42 | PE5 | LCD_COM1 | | US0_CLK #1 | | | | |
| 43 | PE6 | LCD_COM2 | | US0_RX #1 | | | | |
| 44 | PE7 | LCD_COM3 | | US0_TX #1 | | | | |
| 45 | PC12 | ACMP1_CH4 | | | CMU_CLK0 #1 | | | |
| 46 | PC13 | ACMP1_CH5 | TIM0_CDTI0 #1/3 TIM1_CC0 #0 PCNT0_S0IN #0 | | | | | |
| 47 | PC14 | ACMP1_CH6 | TIM0_CDTI1 #1/3 TIM1_CC1 #0 PCNT0_S1IN #0 | | | | | |
| 48 | PC15 | ACMP1_CH7 | TIM0_CDTI2 #1/3 TIM1_CC2 #0 | | DBG_SWO #1 | | | |
| 49 | PF0 | | LETIM0_OUT0 #2 | | DBG_SWCLK #0/1 | | | |
| 50 | PF1 | | LETIM0_OUT1 #2 | | DBG_SWDIO #0/1 | | | |
| 51 | PF2 | LCD_SEG0 | | | ACMP1_O #0 DBG_SWO #0 | | | |
| 52 | PF3 | LCD_SEG1 | TIM0_CDTI0 #2 | | | | | |
| 53 | PF4 | LCD_SEG2 | TIM0_CDTI1 #2 | | | | | |
| 54 | PF5 | LCD_SEG3 | TIM0_CDTI2 #2 | | | | | |
| 55 | IOVDD_5 | Digital IO power | er supply 5. | | | | | |
| 56 | PE8 | LCD_SEG4 | PCNT2_S0IN #1 | | | | | |
| 57 | PE9 | LCD_SEG5 | PCNT2_S1IN #1 | | | | | |
| 58 | PE10 | LCD_SEG6 | TIM1_CC0 #1 | US0_TX #0 | BOOT_TX | | | |
| 59 | PE11 | LCD_SEG7 | TIM1_CC1 #1 | US0_RX #0 | BOOT_RX | | | |
| 60 | PE12 | LCD_SEG8 | TIM1_CC2 #1 | US0_CLK #0 | | | | |
| 61 | PE13 | LCD_SEG9 | | US0_CS #0 | ACMP0_O #0 | | | |
| 62 | PE14 | LCD_SEG10 | | LEU0_TX #2 | | | | |
| 63 | PE15 | LCD_SEG11 | | LEU0_RX #2 | | | | |
| 64 | PA15 | LCD_SEG12 | | | | | | |

| TQFP64 Pin# and Name | | Pin Alternate Functionality / Description | | | | | | |
|-------------------------|----------|--|---------------------------------|------------------------|-------------|--|--|--|
| Pin# | Pin Name | Analog | Timers | Communication | Other | | | |
| 6 | PA5 | LCD_SEG18 | TIM0_CDTI2 #0 | LEU1_TX #1 | | | | |
| 7 | IOVDD_0 | Digital IO power supply 0. | | | | | | |
| 8 | VSS | Ground. | | | | | | |
| 9 | PB3 | LCD_SEG20 | PCNT1_S0IN #1 | US2_TX #1 | | | | |
| 10 | PB4 | LCD_SEG21 | PCNT1_S1IN #1 | US2_RX #1 | | | | |
| 11 | PB5 | LCD_SEG22 | | US2_CLK #1 | | | | |
| 12 | PB6 | LCD_SEG23 | | US2_CS #1 | | | | |
| 13 | PC4 | ACMP0_CH4 | LETIM0_OUT0 #3 PCNT1_S0IN #0 | US2_CLK #0 | | | | |
| 14 | PC5 | ACMP0_CH5 | LETIM0_OUT1 #3 PCNT1_S1IN #0 | US2_CS #0 | | | | |
| 15 | PB7 | LFXTAL_P | | US1_CLK #0 | | | | |
| 16 | PB8 | LFXTAL_N | | US1_CS #0 | | | | |
| 17 | PA12 | LCD_BCAP_ P | TIM2_CC0 #1 | | | | | |
| 18 | PA13 | LCD_BCAP_ N | TIM2_CC1 #1 | | | | | |
| 19 | PA14 | LCD_BEXT | TIM2_CC2 #1 | | | | | |
| 20 | RESETn | Reset input, active low.To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. | | | | | | |
| 21 | PB11 | DAC0_OUT0 LETIM0_OUT0 #1 | | | | | | |
| 22 | VSS | Ground. | | | | | | |
| 23 | AVDD_1 | Analog power | supply 1. | | | | | |
| 24 | PB13 | HFXTAL_P LEU0_TX #1 | | | | | | |
| 25 | PB14 | HFXTAL_N | | LEU0_RX #1 | | | | |
| 26 | IOVDD_3 | Digital IO power supply 3. | | | | | | |
| 27 | AVDD_0 | Analog power supply 0. | | | | | | |
| 28 | PD0 | ADC0_CH0 | PCNT2_S0IN #0 | US1_TX #1 | | | | |
| 29 | PD1 | ADC0_CH1 | TIM0_CC0 #3 PCNT2_S1IN #0 | US1_RX #1 | | | | |
| 30 | PD2 | ADC0_CH2 | TIM0_CC1 #3 | US1_CLK #1 | | | | |
| 31 | PD3 | ADC0_CH3 | TIM0_CC2 #3 | US1_CS #1 | | | | |
| 32 | PD4 | ADC0_CH4 | | LEU0_TX #0 | | | | |
| 33 | PD5 | ADC0_CH5 | | LEU0_RX #0 | | | | |
| 34 | PD6 | ADC0_CH6 | LETIM0_OUT0 #0 | I2C0_SDA #1 | | | | |
| 35 | PD7 | ADC0_CH7 | LETIM0_OUT1 #0 | I2C0_SCL #1 | | | | |
| 36 | PD8 | | | | CMU_CLK1 #1 | | | |
| 37 | PC6 | ACMP0_CH6 | | LEU1_TX #0 I2C0_SDA #2 | | | | |

5.8.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 5.23. Alternate functionality overview

| Alternate | | | | | LOCATION | |
|---------------|------|------|---|---|---|--|
| Functionality | 0 | 1 | 2 | 3 | Description | |
| ACMP0_CH4 | PC4 | | | | Analog comparator ACMP0, channel 4. | |
| ACMP0_CH5 | PC5 | | | | Analog comparator ACMP0, channel 5. | |
| ACMP0_CH6 | PC6 | | | | Analog comparator ACMP0, channel 6. | |
| ACMP0_CH7 | PC7 | | | | Analog comparator ACMP0, channel 7. | |
| ACMP0_O | PE13 | | | | Analog comparator ACMP0, digital output. | |
| ACMP1_CH4 | PC12 | | | | Analog comparator ACMP1, channel 4. | |
| ACMP1_CH5 | PC13 | | | | Analog comparator ACMP1, channel 5. | |
| ACMP1_CH6 | PC14 | | | | Analog comparator ACMP1, channel 6. | |
| ACMP1_CH7 | PC15 | | | | Analog comparator ACMP1, channel 7. | |
| ACMP1_O | PF2 | | | | Analog comparator ACMP1, digital output. | |
| ADC0_CH0 | PD0 | | | | Analog to digital converter ADC0, input channel number 0. | |
| ADC0_CH1 | PD1 | | | | Analog to digital converter ADC0, input channel number 1. | |
| ADC0_CH2 | PD2 | | | | Analog to digital converter ADC0, input channel number 2. | |
| ADC0_CH3 | PD3 | | | | Analog to digital converter ADC0, input channel number 3. | |
| ADC0_CH4 | PD4 | | | | Analog to digital converter ADC0, input channel number 4. | |
| ADC0_CH5 | PD5 | | | | Analog to digital converter ADC0, input channel number 5. | |
| ADC0_CH6 | PD6 | | | | Analog to digital converter ADC0, input channel number 6. | |
| ADC0_CH7 | PD7 | | | | Analog to digital converter ADC0, input channel number 7. | |
| BOOT_RX | PE11 | | | | Bootloader RX. | |
| BOOT_TX | PE10 | | | | Bootloader TX. | |
| CMU_CLK0 | PA2 | PC12 | | | Clock Management Unit, clock output number 0. | |
| CMU_CLK1 | PA1 | PD8 | | | Clock Management Unit, clock output number 1. | |
| DAC0_OUT0 | PB11 | | | | Digital to Analog Converter DAC0 output channel number 0. | |
| DBG_SWCLK | PF0 | PF0 | | | Debug-interface Serial Wire clock input. | |
| | | | | | Note that this function is enabled to pin out of reset, and has a built-in pull down. | |
| | | | | | Debug-interface Serial Wire data input / output. | |
| DBG_SWDIO | PF1 | PF1 | | | Note that this function is enabled to pin out of reset, and has a built-in pull up. | |

| Alternate | | | | | LOCATION |
|---------------|------|-----|-----|------|---|
| Functionality | 0 | 1 | 2 | 3 | Description |
| EBI_ARDY | PF2 | | | | External Bus Interface (EBI) Hardware Ready Control input. |
| EBI_CS0 | PD9 | | | | External Bus Interface (EBI) Chip Select output 0. |
| EBI_CS1 | PD10 | | | | External Bus Interface (EBI) Chip Select output 1. |
| EBI_CS2 | PD11 | | | | External Bus Interface (EBI) Chip Select output 2. |
| EBI_CS3 | PD12 | | | | External Bus Interface (EBI) Chip Select output 3. |
| EBI_REn | PF5 | | | | External Bus Interface (EBI) Read Enable output. |
| EBI_WEn | PF4 | | | | External Bus Interface (EBI) Write Enable output. |
| HFXTAL_N | PB14 | | | | High Frequency Crystal negative pin. Also used as external optional clock input pin. |
| HFXTAL_P | PB13 | | | | High Frequency Crystal positive pin. |
| I2C0_SCL | PA1 | PD7 | PC7 | PD15 | I2C0 Serial Clock Line input / output. |
| I2C0_SDA | PA0 | PD6 | PC6 | PD14 | I2C0 Serial Data input / output. |
| LCD_BCAP_N | PA13 | | | | LCD voltage booster (optional), boost capacitor, negative pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P. |
| LCD_BCAP_P | PA12 | | | | LCD voltage booster (optional), boost capacitor, positive pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P. |
| LCD_BEXT | PA14 | | | | LCD voltage booster (optional), boost output. If using the LCD voltage booster, connect a 1 uF capacitor between this pin and VSS. An external LCD voltage may also be applied to this pin if the booster is not enabled. If AVDD is used directly as the LCD supply voltage, this pin may be left unconnected or used as a GPIO. |
| LCD_COM0 | PE4 | | | | LCD driver common line number 0. |
| LCD_COM1 | PE5 | | | | LCD driver common line number 1. |
| LCD_COM2 | PE6 | | | | LCD driver common line number 2. |
| LCD_COM3 | PE7 | | | | LCD driver common line number 3. |
| LCD_SEG0 | PF2 | | | | LCD segment line 0. Segments 0, 1, 2 and 3 are controlled by SEGEN0. |
| LCD_SEG1 | PF3 | | | | LCD segment line 1. Segments 0, 1, 2 and 3 are controlled by SEGEN0. |
| LCD_SEG2 | PF4 | | | | LCD segment line 2. Segments 0, 1, 2 and 3 are controlled by SEGEN0. |
| LCD_SEG3 | PF5 | | | | LCD segment line 3. Segments 0, 1, 2 and 3 are controlled by SEGEN0. |
| LCD_SEG4 | PE8 | | | | LCD segment line 4. Segments 4, 5, 6 and 7 are controlled by SEGEN1. |
| LCD_SEG5 | PE9 | | | | LCD segment line 5. Segments 4, 5, 6 and 7 are controlled by SEGEN1. |
| LCD_SEG6 | PE10 | | | | LCD segment line 6. Segments 4, 5, 6 and 7 are controlled by SEGEN1. |

10.3 QFN64 Package Marking

In the illustration below package fields and position are shown.




Figure 10.5. Example Chip Marking (Top View)

13.11 Revision 1.20

December 17th, 2010

This revision applies the following devices:

- EFM32G200
- EFM32G210
- EFM32G230
- EFM32G280
- EFM32G290
- EFM32G840
- EFM32G880
- EFM32G890

Increased max storage temperature.

Added data for <150°C and <70°C on Flash data retention.

Changed latch-up sensitivity test description.

Added IO leakage current.

For LQFP100 devices, updated ESD CDM value.

Added Flash current consumption.

Updated HFRCO data.

Updated LFRCO data.

Added graph for ADC Absolute Offset over temperature.

Added graph for ADC Temperature sensor readout.

13.12 Revision 1.11

November 17th, 2010

This revision applies the following devices:

- EFM32G200
- EFM32G210
- EFM32G230
- EFM32G280
- EFM32G290
- EFM32G840
- EFM32G880
- EFM32G890

Corrected maximum DAC clock speed for continuous mode.

Added DAC sample-hold mode voltage drift rate.

Added pulse widths detected by the HFXO glitch detector.

Added power sequencing information to Power Management section.