

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	EBI/EMI, I ² C, IrDA, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
Number of I/O	90
Program Memory Size	128KB (128K × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16К х 8
Voltage - Supply (Vcc/Vdd)	1.98V ~ 3.8V
Data Converters	A/D 8x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	112-LFBGA
Supplier Device Package	112-BGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32g890f128g-e-bga112r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.1.24 Advanced Encryption Standard Accelerator (AES)

The AES accelerator performs AES encryption and decryption with 128-bit or 256-bit keys. Encrypting or decrypting one 128-bit data block takes 52 HFCORECLK cycles with 128-bit keys and 75 HFCORECLK cycles with 256-bit keys. The AES module is an AHB slave which enables efficient access to the data and key registers. All write accesses to the AES module must be 32-bit operations, i.e. 8- or 16-bit operations are not supported.

3.1.25 General Purpose Input/Output (GPIO)

General Purpose Input/Output (GPIO) pins are organized into ports with up to 16 pins each. These pins can individually be configured as either an output or input. More advanced configurations like open-drain, filtering and drive strength can also be configured individually for the pins. The GPIO pins can also be overridden by peripheral pin connections, like Timer PWM outputs or USART communication, which can be routed to several locations on the device. The GPIO supports up to 16 asynchronous external pin interrupts, which enables interrupts from any pin on the device. Also, the input value of a pin can be routed through the Peripheral Reflex System to other peripherals.

3.1.26 Liquid Crystal Display Driver (LCD)

The LCD driver is capable of driving a segmented LCD display with up to 4x40 segments. A voltage boost function enables it to provide the LCD display with higher voltage than the supply voltage for the device. In addition, an animation feature can run custom animations on the LCD display without any CPU intervention. The LCD driver can also remain active even in Energy Mode 2 and provides a Frame Counter interrupt that can wake-up the device on a regular basis for updating data.

3.2 Configuration Summary

3.2.1 EFM32G200

The features of the EFM32G200 is a subset of the feature set described in the EFM32G Reference Manual. The following table describes device specific implementation of the features.

Table 3.1. EFM32G200 (Configuration Summary
------------------------	-----------------------

Module	Configuration	Pin Connections
Cortex-M3	Full configuration	NA
DBG	Full configuration	DBG_SWCLK, DBG_SWDIO, DBG_SWO
MSC	Full configuration	NA
DMA	Full configuration	NA
RMU	Full configuration	NA
EMU	Full configuration	NA
CMU	Full configuration	CMU_OUT0, CMU_OUT1
WDOG	Full configuration	NA
PRS	Full configuration	NA
12C0	Full configuration	12C0_SDA, 12C0_SCL
USART0	Full configuration with IrDA	US0_TX, US0_RX. US0_CLK, US0_CS
USART1	Full configuration	US1_TX, US1_RX, US1_CLK, US1_CS
LEUART0	Full configuration	LEU0_TX, LEU0_RX
TIMER0	Full configuration with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
RTC	Full configuration	NA
LETIMER0	Full configuration	LET0_O[1:0]
PCNT0	Full configuration, 8-bit count register	PCNT0_S[1:0]
ACMP0	Full configuration	ACMP0_CH[1:0], ACMP0_O
ACMP1	Full configuration	ACMP1_CH[7:5], ACMP1_O
VCMP	Full configuration	NA
ADC0	Full configuration	ADC0_CH[7:4]
DAC0	Full configuration	DAC0_OUT[0]
GPIO	24 pins	Available pins are shown in Table 4.3 (p. 57)

4.4.4 EM3 Current Consumption



Figure 4.12. EM3 Current Consumption



Figure 4.16. Typical Low-Level Output Current, 3V Supply Voltage

4.11 Digital Analog Converter (DAC)

Table 4.15. DAC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
		VDD voltage reference, single- ended	0		V _{DD}	V
	V DACOUT	VDD voltage reference, differen- tial	-V _{DD}		V _{DD}	V
Output common mode voltage range	VDACCM		0	_	V _{DD}	V
		500 kSamples/s, 12 bit, internal 1.25 V reference, Continuous Mode		400 ¹	650 ¹	μA
Average active current	IDAC	100 kSamples/s, 12 bit, internal 1.25 V reference, Sample/Hold Mode	—	200 ¹	250 ¹	μA
		1 kSamples/s 12 bit, internal 1.25 V reference, Sample/Off Mode	_	17 ¹	25 ¹	μA
Sample rate	SR _{DAC}		_		500	ksamples/s
		Continuous Mode	—	_	1000	kHz
DAC clock frequency	f _{DAC}	Sample/Hold Mode	—	_	250	kHz
		Sample/Off Mode	—	_	250	kHz
Clock cycles per conversion	CYC _{DACCONV}			2		cycles
Conversion time	t _{DACCONV}		2	_	—	μs
Settling time	t _{DACSETTLE}			5	—	μs
		500 kSamples/s, 12 bit, single- ended, internal 1.25 V reference	—	58		dB
		500 kSamples/s, 12 bit, single- ended, internal 2.5 V reference	—	59		dB
Signal-to-Noise Ratio (SNR)	SNR _{DAC}	500 kSamples/s, 12 bit, differen- tial, internal 1.25 V reference	—	58		dB
		500 kSamples/s, 12 bit, differen- tial, internal 2.5 V reference		58		dB
		500 kSamples/s, 12 bit, differential, V_{DD} reference	_	59		dB

5.2.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Alternate					LOCATION
Functionality	0	1	2	3	Description
ACMP0_CH0	PC0				Analog comparator ACMP0, channel 0.
ACMP0_CH1	PC1				Analog comparator ACMP0, channel 1.
ACMP0_CH2	PC2				Analog comparator ACMP0, channel 2.
ACMP0_CH3	PC3				Analog comparator ACMP0, channel 3.
ACMP0_CH4	PC4				Analog comparator ACMP0, channel 4.
ACMP0_O	PE13				Analog comparator ACMP0, digital output.
ACMP1_CH0	PC8				Analog comparator ACMP1, channel 0.
ACMP1_CH1	PC9				Analog comparator ACMP1, channel 1.
ACMP1_CH2	PC10				Analog comparator ACMP1, channel 2.
ACMP1_CH3	PC11				Analog comparator ACMP1, channel 3.
ACMP1_CH5	PC13				Analog comparator ACMP1, channel 5.
ACMP1_CH6	PC14				Analog comparator ACMP1, channel 6.
ACMP1_CH7	PC15				Analog comparator ACMP1, channel 7.
ACMP1_O	PF2				Analog comparator ACMP1, digital output.
ADC0_CH4	PD4				Analog to digital converter ADC0, input channel number 4.
ADC0_CH5	PD5				Analog to digital converter ADC0, input channel number 5.
ADC0_CH6	PD6				Analog to digital converter ADC0, input channel number 6.
ADC0_CH7	PD7				Analog to digital converter ADC0, input channel number 7.
BOOT_RX	PE11				Bootloader RX.
BOOT_TX	PE10				Bootloader TX.
CMU_CLK0	PA2				Clock Management Unit, clock output number 0.
CMU_CLK1	PA1				Clock Management Unit, clock output number 1.
DAC0_OUT0	PB11				Digital to Analog Converter DAC0 output channel number 0.
					Debug-interface Serial Wire clock input.
DBG_SWCLK	PF0	PF0			Note that this function is enabled to pin out of reset, and has a built-in pull down.
					Debug-interface Serial Wire data input / output.
DBG_SWDIO	PF1	PF1			Note that this function is enabled to pin out of reset, and has a built-in pull up.

Table 5.5. Alternate functionality overview

5.3 EFM32G230 (QFN64)

5.3.1 Pinout

The EFM32G230 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.



Figure 5.3. EFM32G230 Pinout (top view, not to scale)

Table 5.7. Device Pinout

QFN64 P	in# and Name	Pin Alternate Functionality / Description							
Pin #	Pin Name	Analog	Timers	Communication	Other				
0	VSS	Ground.							
1	PA0		TIM0_CC0 #0/1	I2C0_SDA #0					
2	PA1		TIM0_CC1 #0/1	I2C0_SCL #0	CMU_CLK1 #0				
3	PA2		TIM0_CC2 #0/1		CMU_CLK0 #0				
4	PA3		TIM0_CDTI0 #0						
5	PA4		TIM0_CDTI1 #0						

5.4 EFM32G232 (TQFP64)

5.4.1 Pinout

The EFM32G232 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.



Figure 5.4. EFM32G232 Pinout (top view, not to scale)

Table 5.10. Device Pinout

TQFP	64 Pin# and Name		Pin Alternate	Functionality / Description	
Pin #	Pin Name	Analog	Timers	Communication	Other
1	PA0		TIM0_CC0 #0/1	I2C0_SDA #0	
2	PA1		TIM0_CC1 #0/1	I2C0_SCL #0	CMU_CLK1 #0
3	PA2		TIM0_CC2 #0/1		CMU_CLK0 #0
4	PA3		TIM0_CDTI0 #0		
5	PA4		TIM0_CDTI1 #0		

LQFF and	P100 Pin# d Name	Pin Alternate Functionality / Description					
Pin #	Pin Name	Analog	EBI	Communication	Other		
63	PE3					ACMP1_O #1	
64	PE4				US0_CS #1		
65	PE5				US0_CLK #1		
66	PE6				US0_RX #1		
67	PE7				US0_TX #1		
68	PC8	ACMP1_C H0		TIM2_CC0 #2	US0_CS #2		
69	PC9	ACMP1_C H1		TIM2_CC1 #2	US0_CLK #2		
70	PC10	ACMP1_C H2		TIM2_CC2 #2	US0_RX #2		
71	PC11	ACMP1_C H3			US0_TX #2		
72	PC12	ACMP1_C H4				CMU_CLK0 #1	
73	PC13	ACMP1_C H5		TIM0_CDTI0 #1/3 TIM1_CC0 #0 PCNT0_S0IN #0			
74	PC14	ACMP1_C H6		TIM0_CDTI1 #1/3 TIM1_CC1 #0 PCNT0_S1IN #0	U0_TX #3		
75	PC15	ACMP1_C H7		TIM0_CDTI2 #1/3 TIM1_CC2 #0	U0_RX #3	DBG_SWO #1	
76	PF0			LETIM0_OUT0 #2		DBG_SWCLK #0/1	
77	PF1			LETIM0_OUT1 #2		DBG_SWDIO #0/1	
78	PF2		EBI_ARDY #0			ACMP1_O #0 DBG_SWO #0	
79	PF3		EBI_ALE #0	TIM0_CDTI0 #2			
80	PF4		EBI_WEn #0	TIM0_CDTI1 #2			
81	PF5		EBI_REn #0	TIM0_CDTI2 #2			
82	IOVDD_5	Digital IO po	wer supply 5.				
83	VSS	Ground.			1		
84	PF6			TIM0_CC0 #2	U0_TX #0		
85	PF7			TIM0_CC1 #2	U0_RX #0		
86	PF8			TIM0_CC2 #2			
87	PF9						
88	PD9		EBI_CS0 #0				
89	PD10		EBI_CS1 #0				
90	PD11		EBI_CS2 #0				
91	PD12		EBI_CS3 #0				

5.5.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Alternate					LOCATION
Functionality	0	1	2	3	Description
ACMP0_CH0	PC0				Analog comparator ACMP0, channel 0.
ACMP0_CH1	PC1				Analog comparator ACMP0, channel 1.
ACMP0_CH2	PC2				Analog comparator ACMP0, channel 2.
ACMP0_CH3	PC3				Analog comparator ACMP0, channel 3.
ACMP0_CH4	PC4				Analog comparator ACMP0, channel 4.
ACMP0_CH5	PC5				Analog comparator ACMP0, channel 5.
ACMP0_CH6	PC6				Analog comparator ACMP0, channel 6.
ACMP0_CH7	PC7				Analog comparator ACMP0, channel 7.
ACMP0_O	PE13	PE2			Analog comparator ACMP0, digital output.
ACMP1_CH0	PC8				Analog comparator ACMP1, channel 0.
ACMP1_CH1	PC9				Analog comparator ACMP1, channel 1.
ACMP1_CH2	PC10				Analog comparator ACMP1, channel 2.
ACMP1_CH3	PC11				Analog comparator ACMP1, channel 3.
ACMP1_CH4	PC12				Analog comparator ACMP1, channel 4.
ACMP1_CH5	PC13				Analog comparator ACMP1, channel 5.
ACMP1_CH6	PC14				Analog comparator ACMP1, channel 6.
ACMP1_CH7	PC15				Analog comparator ACMP1, channel 7.
ACMP1_O	PF2	PE3			Analog comparator ACMP1, digital output.
ADC0_CH0	PD0				Analog to digital converter ADC0, input channel number 0.
ADC0_CH1	PD1				Analog to digital converter ADC0, input channel number 1.
ADC0_CH2	PD2				Analog to digital converter ADC0, input channel number 2.
ADC0_CH3	PD3				Analog to digital converter ADC0, input channel number 3.
ADC0_CH4	PD4				Analog to digital converter ADC0, input channel number 4.
ADC0_CH5	PD5				Analog to digital converter ADC0, input channel number 5.
ADC0_CH6	PD6				Analog to digital converter ADC0, input channel number 6.
ADC0_CH7	PD7				Analog to digital converter ADC0, input channel number 7.
BOOT_RX	PE11				Bootloader RX.
BOOT_TX	PE10				Bootloader TX.
CMU_CLK0	PA2	PC12			Clock Management Unit, clock output number 0.
CMU_CLK1	PA1	PD8			Clock Management Unit, clock output number 1.

Table 5.14. Alternate functionality overview

5.5.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32G280 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	PA15	PA14	PA13	PA12	PA11	PA10	PA9	PA8	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
Port B	_	PB14	PB13	PB12	PB11	PB10	PB9	PB8	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
Port C	PC15	PC14	PC13	PC12	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
Port D	—	_	_	PD12	PD11	PD10	PD9	PD8	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
Port E	PE15	PE14	PE13	PE12	PE11	PE10	PE9	PE8	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
Port F	_		_	_	_	_	PF9	PF8	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0

Table 5.15. GPIO Pinout

Alternate					LOCATION
Functionality	0	1	2	3	Description
TIM2_CC0	PA8	PA12	PC8		Timer 2 Capture Compare input / output channel 0.
TIM2_CC1	PA9	PA13	PC9		Timer 2 Capture Compare input / output channel 1.
TIM2_CC2	PA10	PA14	PC10		Timer 2 Capture Compare input / output channel 2.
U0_RX	PF7	PE1	PA4	PC15	UART0 Receive input.
U0_TX	PF6	PE0	PA3	PC14	UART0 Transmit output. Also used as receive input in half duplex communication.
US0_CLK	PE12	PE5	PC9		USART0 clock input / output.
US0_CS	PE13	PE4	PC8		USART0 chip select input / output.
					USART0 Asynchronous Receive.
US0_RX	PE11	PE6	PC10		USART0 Synchronous mode Master Input / Slave Output (MI-SO).
		DEZ	DC11		USART0 Asynchronous Transmit.Also used as receive input in half duplex communication.
050_1X	PEIU	PE7	PCII		USART0 Synchronous mode Master Output / Slave Input (MOSI).
US1_CLK	PB7	PD2			USART1 clock input / output.
US1_CS	PB8	PD3			USART1 chip select input / output.
					USART1 Asynchronous Receive.
US1_RX	PC1	PD1			USART1 Synchronous mode Master Input / Slave Output (MI-SO).
					USART1 Asynchronous Transmit.Also used as receive input in half duplex communication.
US1_TX	PC0	PD0			USART1 Synchronous mode Master Output / Slave Input (MOSI).
US2_CLK	PC4	PB5			USART2 clock input / output.
US2_CS	PC5	PB6			USART2 chip select input / output.
					USART2 Asynchronous Receive.
US2_RX	PC3	PB4			USART2 Synchronous mode Master Input / Slave Output (MI-SO).
US2_TX	PC2	PB3			USART2 Asynchronous Transmit.Also used as receive input in half duplex communication. USART2 Synchronous mode Master Output / Slave Input (MOSI).

TQFP	64 Pin# and Name		Pin Alternate Functionality / Description						
Pin #	Pin Name	Analog	Timers	Communication	Other				
6	PA5	LCD_SEG18	TIM0_CDTI2 #0	LEU1_TX #1					
7	IOVDD_0	Digital IO powe	er supply 0.						
8	VSS	Ground.							
9	PB3	LCD_SEG20	PCNT1_S0IN #1	US2_TX #1					
10	PB4	LCD_SEG21	PCNT1_S1IN #1	US2_RX #1					
11	PB5	LCD_SEG22		US2_CLK #1					
12	PB6	LCD_SEG23		US2_CS #1					
13	PC4	ACMP0_CH4	LETIM0_OUT0 #3 PCNT1_S0IN #0	US2_CLK #0					
14	PC5	ACMP0_CH5	LETIM0_OUT1 #3 PCNT1_S1IN #0	US2_CS #0					
15	PB7	LFXTAL_P		US1_CLK #0					
16	PB8	LFXTAL_N		US1_CS #0					
17	PA12	LCD_BCAP_ P	TIM2_CC0 #1						
18	PA13	LCD_BCAP_ N	TIM2_CC1 #1						
19	PA14	LCD_BEXT	TIM2_CC2 #1						
20	RESETn	Reset input, ac during reset, a	nput, active low. To apply an external reset source to this pin, it is required to only drive this pin low reset, and let the internal pull-up ensure that reset is released.						
21	PB11	DAC0_OUT0	LETIM0_OUT0 #1						
22	VSS	Ground.							
23	AVDD_1	Analog power	supply 1.						
24	PB13	HFXTAL_P		LEU0_TX #1					
25	PB14	HFXTAL_N		LEU0_RX #1					
26	IOVDD_3	Digital IO powe	er supply 3.						
27	AVDD_0	Analog power	supply 0.						
28	PD0	ADC0_CH0	PCNT2_S0IN #0	US1_TX #1					
29	PD1	ADC0_CH1	TIM0_CC0 #3 PCNT2_S1IN #0	US1_RX #1					
30	PD2	ADC0_CH2	TIM0_CC1 #3	US1_CLK #1					
31	PD3	ADC0_CH3	TIM0_CC2 #3	US1_CS #1					
32	PD4	ADC0_CH4		LEU0_TX #0					
33	PD5	ADC0_CH5		LEU0_RX #0					
34	PD6	ADC0_CH6	LETIM0_OUT0 #0	I2C0_SDA #1					
35	PD7	ADC0_CH7	LETIM0_OUT1 #0	I2C0_SCL #1					
36	PD8				CMU_CLK1 #1				
37	PC6	ACMP0_CH6		LEU1_TX #0 I2C0_SDA #2					

Alternate	LOCATION						
Functionality	0	1	2	3	Description		
EBI_ARDY	PF2				External Bus Interface (EBI) Hardware Ready Control input.		
EBI_CS0	PD9				External Bus Interface (EBI) Chip Select output 0.		
EBI_CS1	PD10				External Bus Interface (EBI) Chip Select output 1.		
EBI_CS2	PD11				External Bus Interface (EBI) Chip Select output 2.		
EBI_CS3	PD12				External Bus Interface (EBI) Chip Select output 3.		
EBI_REn	PF5				External Bus Interface (EBI) Read Enable output.		
EBI_WEn	PF4				External Bus Interface (EBI) Write Enable output.		
HFXTAL_N	PB14				High Frequency Crystal negative pin. Also used as external optional clock input pin.		
HFXTAL_P	PB13				High Frequency Crystal positive pin.		
I2C0_SCL	PA1	PD7	PC7		I2C0 Serial Clock Line input / output.		
I2C0_SDA	PA0	PD6	PC6		I2C0 Serial Data input / output.		
LCD_BCAP_N	PA13				LCD voltage booster (optional), boost capacitor, negative pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P.		
LCD_BCAP_P	PA12				LCD voltage booster (optional), boost capacitor, positive pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P.		
LCD_BEXT	PA14				 LCD voltage booster (optional), boost output. If using the LCD voltage booster, connect a 1 uF capacitor between this pin and VSS. An external LCD voltage may also be applied to this pin if the booster is not enabled. If AVDD is used directly as the LCD supply voltage, this pin may be left unconnected or used as a GPIO. 		
LCD_COM0	PE4				LCD driver common line number 0.		
LCD_COM1	PE5				LCD driver common line number 1.		
LCD_COM2	PE6				LCD driver common line number 2.		
LCD_COM3	PE7				LCD driver common line number 3.		
LCD_SEG0	PF2				LCD segment line 0. Segments 0, 1, 2 and 3 are controlled by SEGEN0.		
LCD_SEG1	PF3				LCD segment line 1. Segments 0, 1, 2 and 3 are controlled by SEGEN0.		
LCD_SEG2	PF4				LCD segment line 2. Segments 0, 1, 2 and 3 are controlled by SEGEN0.		
LCD_SEG3	PF5				LCD segment line 3. Segments 0, 1, 2 and 3 are controlled by SEGEN0.		
LCD_SEG4	PE8				LCD segment line 4. Segments 4, 5, 6 and 7 are controlled by SEGEN1.		
LCD_SEG5	PE9				LCD segment line 5. Segments 4, 5, 6 and 7 are controlled by SEGEN1.		
LCD_SEG6	PE10				LCD segment line 6. Segments 4, 5, 6 and 7 are controlled by SEGEN1.		

Alternate	LOCATION					
Functionality	0	1	2	3	Description	
LCD_SEG7	PE11				LCD segment line 7. Segments 4, 5, 6 and 7 are controlled by SEGEN1.	
LCD_SEG8	PE12				LCD segment line 8. Segments 8, 9, 10 and 11 are controlled by SEGEN2.	
LCD_SEG9	PE13				LCD segment line 9. Segments 8, 9, 10 and 11 are controlled by SEGEN2.	
LCD_SEG10	PE14				LCD segment line 10. Segments 8, 9, 10 and 11 are controlled by SEGEN2.	
LCD_SEG11	PE15				LCD segment line 11. Segments 8, 9, 10 and 11 are controlled by SEGEN2.	
LCD_SEG12	PA15				LCD segment line 12. Segments 12, 13, 14 and 15 are con- trolled by SEGEN3.	
LCD_SEG13	PA0				LCD segment line 13. Segments 12, 13, 14 and 15 are con- trolled by SEGEN3.	
LCD_SEG14	PA1				LCD segment line 14. Segments 12, 13, 14 and 15 are controlled by SEGEN3.	
LCD_SEG15	PA2				LCD segment line 15. Segments 12, 13, 14 and 15 are controlled by SEGEN3.	
LCD_SEG16	PA3				LCD segment line 16. Segments 16, 17, 18 and 19 are con- trolled by SEGEN4.	
LCD_SEG17	PA4				LCD segment line 17. Segments 16, 17, 18 and 19 are con- trolled by SEGEN4.	
LCD_SEG18	PA5				LCD segment line 18. Segments 16, 17, 18 and 19 are con- trolled by SEGEN4.	
LCD_SEG19	PA6				LCD segment line 19. Segments 16, 17, 18 and 19 are con- trolled by SEGEN4.	
LCD_SEG20	PB3				LCD segment line 20. Segments 20, 21, 22 and 23 are con- trolled by SEGEN5.	
LCD_SEG21	PB4				LCD segment line 21. Segments 20, 21, 22 and 23 are con- trolled by SEGEN5.	
LCD_SEG22	PB5				LCD segment line 22. Segments 20, 21, 22 and 23 are con- trolled by SEGEN5.	
LCD_SEG23	PB6				LCD segment line 23. Segments 20, 21, 22 and 23 are con- trolled by SEGEN5.	
LCD_SEG24	PF6				LCD segment line 24. Segments 24, 25, 26 and 27 are controlled by SEGEN6.	
LCD_SEG25	PF7				LCD segment line 25. Segments 24, 25, 26 and 27 are controlled by SEGEN6.	
LCD_SEG26	PF8				LCD segment line 26. Segments 24, 25, 26 and 27 are con- trolled by SEGEN6.	
LCD_SEG27	PF9				LCD segment line 27. Segments 24, 25, 26 and 27 are con- trolled by SEGEN6.	
LCD_SEG28	PD9				LCD segment line 28. Segments 28, 29, 30 and 31 are controlled by SEGEN7.	
LCD_SEG29	PD10				LCD segment line 29. Segments 28, 29, 30 and 31 are con- trolled by SEGEN7.	

Alternate	LOCATION							
Functionality	0	1	2	3	Description			
EBI_ARDY	PF2				External Bus Interface (EBI) Hardware Ready Control input.			
EBI_CS0	PD9				External Bus Interface (EBI) Chip Select output 0.			
EBI_CS1	PD10				External Bus Interface (EBI) Chip Select output 1.			
EBI_CS2	PD11				External Bus Interface (EBI) Chip Select output 2.			
EBI_CS3	PD12				External Bus Interface (EBI) Chip Select output 3.			
EBI_REn	PF5				External Bus Interface (EBI) Read Enable output.			
EBI_WEn	PF4				External Bus Interface (EBI) Write Enable output.			
HFXTAL_N	PB14				High Frequency Crystal negative pin. Also used as external optional clock input pin.			
HFXTAL_P	PB13				High Frequency Crystal positive pin.			
I2C0_SCL	PA1	PD7	PC7	PD15	I2C0 Serial Clock Line input / output.			
I2C0_SDA	PA0	PD6	PC6	PD14	I2C0 Serial Data input / output.			
LCD_BCAP_N	PA13				LCD voltage booster (optional), boost capacitor, negative pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P.			
LCD_BCAP_P	PA12				LCD voltage booster (optional), boost capacitor, positive pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P.			
LCD_BEXT	PA14				LCD voltage booster (optional), boost output. If using the LCD voltage booster, connect a 1 uF capacitor between this pin and VSS. An external LCD voltage may also be applied to this pin if the booster is not enabled. If AVDD is used directly as the LCD supply voltage, this pin may be left unconnected or used as a GPIO.			
LCD_COM0	PE4				LCD driver common line number 0.			
LCD_COM1	PE5				LCD driver common line number 1.			
LCD_COM2	PE6				LCD driver common line number 2.			
LCD_COM3	PE7				LCD driver common line number 3.			
LCD_SEG0	PF2				LCD segment line 0. Segments 0, 1, 2 and 3 are controlled by SEGEN0.			
LCD_SEG1	PF3				LCD segment line 1. Segments 0, 1, 2 and 3 are controlled by SEGEN0.			
LCD_SEG2	PF4				LCD segment line 2. Segments 0, 1, 2 and 3 are controlled by SEGEN0.			
LCD_SEG3	PF5				LCD segment line 3. Segments 0, 1, 2 and 3 are controlled by SEGEN0.			
LCD_SEG4	PE8				LCD segment line 4. Segments 4, 5, 6 and 7 are controlled by SEGEN1.			
LCD_SEG5	PE9				LCD segment line 5. Segments 4, 5, 6 and 7 are controlled by SEGEN1.			
LCD_SEG6	PE10				LCD segment line 6. Segments 4, 5, 6 and 7 are controlled by SEGEN1.			

5.10.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32G890 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	PA15	PA14	PA13	PA12	PA11	PA10	PA9	PA8	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
Port B	PB15	PB14	PB13	PB12	PB11	PB10	PB9	PB8	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
Port C	PC15	PC14	PC13	PC12	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
Port D	PD15	PD14	PD13	PD12	PD11	PD10	PD9	PD8	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
Port E	PE15	PE14	PE13	PE12	PE11	PE10	PE9	PE8	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
Port F	_	_	_				PF9	PF8	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0

Table 5.30. GPIO Pinout

		SYMBOL	MIN	NOM	MAX		
	х	D		16 BSC			
	у	E		16 BSC			
hady aiza	х	D1		14 BSC			
body size	у	E1		14 BSC			
lead pitch		e		0.5 BSC			
		L	0.45	0.6	0.75		
footprint		L1	L1 1 REF				
		θ	0° 3.5°		7°		
		θ1	0° —				
		θ2	11º	13º			
		θ3	11° 12°		13º		
		R1	0.08 —		_		
		R1	0.08 —		0.2		
		S	0.2 —				
package edge tolerance		aaa					
lead edge tolerance		bbb	0.2				
coplanarity	/	ссс	0.08				
lead offse	t	ddd	0.08				
mold flatness		eee	0.05				

The LQFP100 Package uses Nickel-Palladium-Gold preplated leadframe.

All EFM32 packages are RoHS compliant and free of Bromine (Br) and Antimony (Sb).

For additional Quality and Environmental information, please see: http://www.silabs.com/support/quality/pages/default.aspx

Symbol	Dim. (mm)	Symbol	Dim. (mm)
d	8.90	_	-





Table 10.4. QFN64 PCB Stencil Design Dimensions (Dimensions in mm)

Symbol	Dim. (mm)	Symbol	Dim. (mm)
а	0.75	e	8.90
b	0.22	x	2.70
С	0.50	У	2.70
d	8.90	Z	0.80

Note:

- 1. The drawings are not to scale.
- 2. All dimensions are in millimeters.
- 3. All drawings are subject to change without notice.
- 4. The PCB Land Pattern drawing is in compliance with IPC-7351B.
- 5. Stencil thickness 0.125 mm.
- 6. For detailed pin-positioning, see Pin Definitions.

13.15 Revision 0.90

This revision applies the following devices:

• EFM32G222

Initial preliminary revision, April 14th, 2011

This revision applies the following devices:

- EFM32G232
- EFM32G842

Initial preliminary revision, June 30th, 2011

13.16 Revision 0.85

February 19th, 2010

This revision applies the following devices:

- EFM32G200
- EFM32G210
- EFM32G230
- EFM32G280
- EFM32G290
- EFM32G840
- EFM32G880
- EFM32G890

Renamed DBG_SWV pin to DBG_SWO.

13.17 Revision 0.84

February 11th, 2010

This revision applies the following devices:

- EFM32G230
- EFM32G840

Corrected pinout tables.

13.18 Revision 0.83

January 25th, 2010

This revision applies the following devices:

- EFM32G200
- EFM32G210
- EFM32G230
- EFM32G280
- EFM32G290
- EFM32G840
- EFM32G880
- EFM32G890

Updated errata section.

Specified flash word width in Flash Electrical Characteristics.

Added Capacitive Sense Internal Resistor values in ACMP Electrical Characteristics.